## 【Instruction】

## Contents

Chapter 1: PLC Ladder Diagram and the Coding Rules of Mnemonic
1.1 The Operation Principle of Ladder Diagram ..... 1-1
1.1.1 Combination Logic ..... 1-1
1.1.2 Sequential Logic ..... 1-2
1.2 Differences Between Conventional and PLC Ladder Diagram ..... 1-3
1.3 Ladder Diagram Structure and Terminology ..... 1-5
1.4 The Coding Rules of Mnemonic ..... 1-8
1.5 The De-Composition of a Network ..... 1-11
1.6 Using Temporary Relays ..... 1-12
1.7 Program Simplification Techniques ..... 1-13
Chapter 2: FBs-PLC Memory Allocation
2.1 FBs-PLC Memory Allocation ..... 2-1
2.2 Digital and Register Allocations ..... 2-2
2.3 Special Relay Details ..... 2-3
2.4 Special Registers Details ..... 2-7
Chapter 3: FBS-PLC Instruction Lists
3.1 Sequential Instructions ..... 3-1
3.2 Function Instructions ..... 3-2
Chapter 4: Sequential Instructions
4.1 Valid Operand of Sequential Instructions ..... 4-1
4.2 Element Description ..... 4-2
4.2.1 Characteristics of $A, B, T U$ and TD Contacts ..... 4-2
4.2.2 OPEN and SHORT Contact ..... 4-3
4.2.3 Output Coil and Inverse Output Coil ..... 4-4
4.2.4 Retentive Output Coil ..... 4-4
4.2.5 Set Coil and Reset Coil ..... 4-5
4.3 Node Operation Instructions ..... 4-5

## Chapter 5: Description of Function Instructions

5.1 The Format of Function Instructions ..... 5-1
5.1.1 Input Control ..... 5-1
5.1.2 Instruction Number and Derivative Instructions ..... 5-2
5.1.3 Operand ..... 5-3
5.1.4 Functions Output (FO) ..... 5-6
5.2 Use Index Register(XR) for Indirect Addressing ..... 5-6
5.3 Numbering System ..... 5-9
5.3.1 Binary Code and Related Terminologies ..... 5-9
5.3.2 The Coding of Numeric Numbers for FBs-PLC ..... 5-10
5.3.3 Range of Numeric Value ..... 5-10
5.3.4 Representation of Numeric Value ..... 5-10
5.3.5 Representation of Negative Number ..... 5-11
5.3.6 Representation of Floating Point Number ..... 5-11
5.4 Overflow and Underflow of Increment(+1) or Decrement(-1) ..... 5-12
5.5 Carry and Borrow in Addition/Subtraction ..... 5-13
Chapter 6: Basic Function Instructions

- T (Timer) ..... 6-2- C(Counter)6-5
- Set
(SET) ..... 6-8
- Reset
(RESET) ..... 6-10
- Master control loop start (FUNO) ..... 6-12
- Master control loop end (FUNO1) ..... 6-14
- Skip start
(FUNO2) ..... 6-15
- Skip end
(FUNO3) ..... 6-17
- Differential up (FUNO4) ..... 6-18
- Differential down (FUNO5) ..... 6-19
- Bit shift
(FUNO6) ..... 6-20
- Up/down counter (FUN07) ..... 6-21
- Move
(FUN08) ..... 6-23
- Move inverse (FUN09) ..... 6-24
- Toggle switch (FUN10) ..... 6-25
- Addition (FUN11) ..... 6-26
- Subtraction (FUN12) ..... 6-27
- Multiplication
- Division
- Increment
- Decrement
- Compare
- Logical and
- Logical or
- Binary to bcd conversion
- Bcd to binary conversion


## Chapter 7:Advanced Function Instructions

- Flow Control Instructions I
- Arithmetical Operation Instructions
- Multiple Linear Conversion
- Logical Operation Instructions
- Comparison Instruction
- Data Movement Instructions I
- Shifting / Rotating Instructions
- Code Conversion Instructions
- Flow Control Instructions II
- I/O Instructions I
- Cumulative Timer Instructions
- Watchdog Timer Instructions
- High Speed Counting / Timing
- Report Printing Instructions
- Slow Up / Slow Down Instructions
- Table Instructions
- Matrix Instructions
- I/O Instruction II
- NC Positioning Instructions I
- Enable / Disable Instructions
- NC Positioning Instructions II
- Communication Instructions
- Data Movement Instructions II
- In Line Comparison Instructions
- Other Instructions
- Floating Point Instructions
(FUN22) .......................................................7-1
(FUN23~33) ......................................7-2~7-18
(FUN34) ............................................ 7-19~7-24
(FUN35~36) ................................... 7-25~7-26
(FUN37) ......................................................7-27
(FUN40~50) ......................................7-28~7-38
(FUN51~54) ................................... 7-39~7-42
(FUN55~64) ................................... 7-43~7-59
(FUN65~71) ................................... 7-60~7-67
(FUN74~86) .................................... 7-68~7-84
(FUN87~89) ................................... 7-85~7-86
(FUN90~91) ................................... 7-87~7-88
(FUN92~93) ................................... 7-89~7-90
(FUN94) ........................................... 7-91~7-92
(FUN95~98) ................................... 7-93~7-98
(FUN100~114) ................................7-99~7-117
(FUN120~130) .............................7-118 ~ 7-129
(FUN139) ......................................7-130 ~ 7-131
(FUN140~143) .............................7-132~7-135
(FUN145~146) ..............................7-136~7-137
(FUN147~148) .............................7-138 ~ 7-139
(FUN150~151) .............................7-140~7-141
(FUN160~162) ..............................7-142 ~ 7-147
(FUN170~175) ..............................7-148~7-153
(FUN190) ......................................7-154~7-155
(FUN200~220) ................................7-156 ~ 7-177
Chapter 8: Step Instruction Description
8.1 The Operation Principle of Step Ladder Diagram ..... 8-1
8.2 Basic Formation of Step Ladder Diagram ..... 8-2
8.3 Instruction of Step Instructions: STP, FROM, TO, and STPEND ..... 8-5
8.4 Notes for Writing a Step Ladder Diagram ..... 8-11
8.5 Application Examples ..... 8-15
8.6 Syntax Check Error Codes for Step Instruction ..... 8-22
【Appendix I】FBs-PACK Operation Instruction
1.1 Write Ladder Program and Register Data to FBs-PACK with WinProladder ..... $-1$
1.2 Write Ladder Program and Register Data to FBs-PACK with Special Register Operation ..... -4
1.3 Assigning the Retrieval of Register Stored FBs-PACK ..... -6
1.4 Read and Write FBs-PACK by Function Instruction ..... $-7$


## 〔Instruction】

## Chapter 1 PLC Ladder Diagram and the Coding Rules of Mnemonic

In this chapter, we would like to introduce you the basic principles of ladder diagram, in addition, the coding rules of Mnemonic will be introduced as well, it's essential for the user who use FP-08 as a programming tool. If you are familiar with PLC Ladder Diagram and mnemonic coding rules, you may skip this chapter

### 1.1 The Operation Principle of Ladder Diagram

Ladder Diagram is a type of graphic language for automatic control systems it had been used for a long period since World War II. Until today, it is the oldest and most popular language for automatic control systems. Originally there are only few basic elements available such as A-contact (Normally ON), B contact (Normally OFF), output Coil, Timers and Counters. Not until the appearance of microprocessor based PLC, more elements for Ladder Diagram, such as differential contact, retentive coil (refer to page 1-6) and other instructions that a conventional system cannot provide, became available.

The basic operation principle for both conventional and PLC Ladder Diagram is the same. The main difference between the two systems is that the appearance of the symbols for conventional Ladder Diagram are more closer to the real devices, while for PLC system, symbols are simplified for computer display. There are two types of logic system available for Ladder Diagram logic, namely combination logic and sequential logic. Detailed explanations for these two logics are discussed below.

### 1.1.1 Combination Logic

Combination logic of the Ladder Diagram is a circuit that combines one or more input elements in series or parallel and then send the results to the output elements, such as Coils, Timers/Counters, and other application instructions.



The above example illustrated the combination logic using the actual wiring diagram, conventional Ladder Diagram, and PLC Ladder Diagram. Circuit 1 uses a NO (Normally Open) switch that is also called "A" switch or contact. Under normal condition (switch is not pressed), the switch contact is at OFF state and the light is off. If the switch is pressed, the contact status turns ON and the light is on. In contrast, circuit 2 uses a NC (Normally Close) switch that is also called "B" switch or contact. Under normal condition, the switch contact is at ON state and the light is on. If the switch is pressed, the contact status turns OFF and the light also turns off.

Circuit 3 contains more than one input element. Output Y 2 light will turn on under the condition when X 2 is closed or X 3 switches to ON, and X4 must switch ON too.

### 1.1.2 Sequential Logic

The sequential logic is a circuit with feedback control; that is, the output of the circuit will be feedback as an input to the same circuit. The output result remains in the same state even if the input condition changes to the original position. This process can be best explained by the ON/OFF circuit of a latched motor driver as shown in below.

Actual wiring diagram


Conventional Ladder Diagram


## PLC Ladder Diagram



When we first connect this circuit to the power source, X 6 switch is ON but X 5 switch is OFF, therefore the relay Y 3 is OFF. The relay output contacts 1and 2 are OFF because they belong to $A$ contact (ON when relay is ON). Motor does not run. If we press down the switch X 5 , the relay turns ON as well as contacts 1 and 2 are ON and the Motor starts. Once the relay turns ON, if we release the X 5 switch (turns OFF), relay can retain its state with the feedback support from contact 1 and it is called Latch Circuit. The following table shows the switching process of the example we have discussed above.

|  | X5 switch (NO) | X6 switch <br> (NC) | Motor (Relay) status |
| :---: | :---: | :---: | :---: |
| (1) | Released | Released | OFF |
| (2) | Pressed | Released | ON |
| (3) | Released | Released | ON |
| (4) | Released | Pressed | OFF |
| (5) | Released | Released | OFF |

From the above table we can see that under different stages of sequence, the results can be different even the input statuses are the same. For example, let's take a look at stage © and stage © , X5 and X6 switches are both released, but the Motor is ON (running) at stage (3) and is OFF (stopped) at stage (1). This sequential control with the feedback of the output to the input is a unique characteristic of Ladder Diagram circuit. Sometimes we call the Ladder Diagram a "Sequential Control Circuit" and the PLC a "Sequencer". In this section, we only use the A/B contacts and output coils as the example. For more details on sequential instructions please refer to chapter 5 - "Introduction to Sequential Instructions."

### 1.2 Differences Between Conventional and PLC Ladder Diagram

Although the basic operation principle for both conventional and PLC Ladder Diagram are the same, but in reality, PLC uses the CPU to emulate the conventional Ladder Diagram operations; that is, PLC uses scanning method to monitor the statuses of input elements and output coils, then uses the Ladder Diagram program to emulate the results which are the same as the results produced by the conventional Ladder Diagram logic operations. There is only one CPU, so the PLC has to sequentially examine and execute the program from its first step to the last step, then returns to the first step again and repeats the operation (cyclic execution). The duration of a single cycle of this operation is called the scan time. The scan time varies with the program size. If the scan time is too long, then input and output delay will occur. Longer delay time may cause big problems in controlling fast response systems. At this time, PLCs with short scan time are required. Therefore, scan time is an important specification for PLCs. Due to the advance in microcomputer and ASIC technologies nowadays the scan speed has been enhanced a great deal. A typical $\mathrm{FB}_{\mathrm{E}}-\mathrm{PLC}$ takes approximately 0.33 ms for IK steps of contact. The following diagram illustrates the scanning process of a PLC Ladder Diagram.


Besides the time scan difference mentioned above, the other difference between the conventional and PLC Ladder Diagram is "Reverse flow" characteristic. As shown in the diagram below, if $\mathrm{X} 0, \mathrm{X} 1, \mathrm{X} 4$ and X 6 are ON , and the remaining elements are OFF. In a conventional Ladder Diagram circuit, a reverse flow route for output YO can be defined by the dashed line and YO will be ON. While for PLC, YO is OFF because the PLC Ladder Diagram scans from left to right, if X 3 is off then CPU believes node "a" is OFF, although X4 and node "b" are all ON, since the PLC scan reaches X3 first. In other words, the PLC ladder can only allow left to right signal flow while conventional ladder can flow bi-directional.

## Reverse flow of conventional Ladder diagram



### 1.3 Ladder Diagram Structure and Terminology


(Remark : The maximum size of FBs-PLC network is 16 rows $\times 22$ columns)

As shown above, the Ladder Diagram can be divided into many small cells. There are total 88 cells (8 rows X 11 columns) for this example Ladder Diagram. One cell can accommodate one element. A completed Ladder Diagram can be formed by connecting all the cells together according to the specific requirements. The terminologies related to Ladder Diagram are illustrated below.

## (1) Contact

Contact is an element with open or short status. One kind of contact is called "Input contact"(reference number prefix with X ) and its status reference from the external signals (the input signal comes from the input terminal block). Another one is called "Relay contact" and its status reflects the status of relay coil (please refer to (2). The relation between the reference number and the contact status depends on the contact type. The contact elements provided by FB series PLC include: A contact, B contact, up/down differential (TU/TD) contacts and Open/Short contacts. Please refer to (4) for more details.

## (2) Relay

Same as the conventional relay, it consists of a Coil and a Contact as shown in the diagram below.


We must energize the coil of relay first (using OUT instruction) in order to turn on the relay. After the coil is energized, its contact status will be $O N$ too. As shown in the example above, if $Y O$ turns $O N$, then the relay contact $A$ is $O N$ and contact $B$ is OFF, TU contact only turns ON for one scan duration and TD contact is OFF. If YO turns OFF, then the relay contact $A$ is ON and contact B is ON, TU contact is OFF and TD contact only turns ON for one scan duration (Please refer to chapter 4 "Introduction to Sequential Instructions" for operations of A,B,TU and TD contacts).

There are four types of FB-PLC relays, namely $\mathrm{Y} \triangle \triangle \triangle$ ( output relay), $\mathrm{M} \triangle \triangle \triangle \triangle$ ( internal relay ), $\mathrm{S} \triangle \triangle \triangle$ ( step relay) and TR $\triangle \triangle$ (temporary relay). The statuses of output relays will be sent to the output terminal block.Origin-line: The starting line at the left side of the Ladder Diagram.
(4) Element: Element is the basic unit of a Ladder Diagram. An element consists of two parts as shown in the diagram below. One is the element symbol which is called "OP Code" and another is the reference number part which is called "Operand".


| Element type | Symbol | Mnemonic instructions | Remark |
| :---: | :---: | :---: | :---: |
| A Contact (Normally OPEN) | $\begin{gathered} \square \triangle \triangle \triangle \triangle \\ -\vdash \end{gathered}$ | (ORG , LD , AND , OR) $\square \triangle \triangle \triangle \triangle$ | can be $X, Y, M, S$. T, C (please refer to section 2.2 ) |
| B Contact <br> (Normally CLOSE) | $\xrightarrow{\square \triangle \triangle \triangle \triangle}$ | (ORG , LD , AND , OR) NOT $\square \triangle \triangle \triangle \triangle$ |  |
| Up Differential Contact | $\begin{aligned} & \square \triangle \triangle \triangle \triangle \\ & -\mid \uparrow- \end{aligned}$ | (ORG , LD , AND , OR) TU $\square \triangle \triangle \triangle \triangle$ | $\square$ can be X, Y, M, S |
| Down Differential Contact | $\square \triangle \triangle \triangle \triangle$ | (ORG • LD , AND , OR) TD $\square \triangle \triangle \triangle \triangle$ |  |
| Open Circuit Contact | $\cdots \circ$ | (ORG , LD , AND , OR) OPEN |  |
| Short Circuit Contact | $\bullet \longrightarrow$ | (ORG , LD , AND , OR) SHORT |  |
| Output Coil | $\begin{gathered} \square \triangle \triangle \triangle \triangle \\ -(\quad) \end{gathered}$ | OUT $\square \triangle \triangle \triangle \triangle$ | $\square$ can be Y, M , S |
| Inverse Output Coil | $\begin{gathered} \square \triangle \triangle \triangle \triangle \\ (/) \end{gathered}$ | OUT NOT $\square \triangle \triangle \triangle \triangle$ |  |
| Latching Output Coil | $\begin{aligned} & \mathrm{Y} \triangle \triangle \triangle \\ & \quad \mathrm{~L}) \end{aligned}$ | OUT L Y $\triangle \triangle \triangle$ |  |

Remark : please refer to section 2.2 for the ranges of $\mathrm{X}, ~ \mathrm{Y}, ~ \mathrm{M}, ~ \mathrm{~S}, ~ \mathrm{~T}$ and C contacts. Please refer to section 4.2 for the characteristics of $\mathrm{X}, ~ \mathrm{Y}, ~ \mathrm{M}, ~ \mathrm{~S}, ~ \mathrm{~T}$ and C contacts.

There are three special sequential instructions, namely OUT TRn, LD TRn and FOn, which were not displayed on the Ladder Diagram. Please refer to section 1.6 "Using the Temporary Relay" and section 5.1.4 "Function Output FO".
(5) Node: The connection point between two or more elements (please refer to section 4.3 )
(6) Block: a circuit consists of two or more elements.

There are two basic types of blocks:

- Serial block : Two or more elements are connected in series to form a single row circuit.

Example:


- Parallel block: Parallel block is a type of a parallel closed circuit formed by connecting elements or serial blocks in parallel.

Example:


Remark: Complicated block can be formed by the combination of the single element, serial blocks and parallel blocks. When design a Ladder Diagram with mnemonic entry, it is necessary to break down the circuits into element, serial, and parallel blocks. Please refer to section 1.5.

Branch: In any network, branch is obtained if the right side of a vertical line is connected with two or more rows of circuits.
Example:


Branch

Merge line is defined as another vertical line at the right side of a branch line that merges the branch circuits into a closed circuit (forming a parallel block). This vertical line is called "Merge line".


If both the right and the left sides of the vertical line are connected with two or more rows of circuits, then it is both a branch line and a merge line as shown in the example below.

## Example:



Network: Network is a circuit representing a specified function. It consists of the elements, branches, and blocks. Network is the basic unit in the Ladder Diagram which is capable of executing the completed functions, and the program of Ladder Diagram is formed by connecting networks together. The beginning of the network is the origin line. If two circuits are connected by a vertical line, then they belong to the same network. If there is no vertical line between the two circuits, then they belong to two different networks. Figure 1, shows three ( $1 \sim 3$ ) networks.

### 1.4 The Coding Rules of Mnemonic (Users of WinProladder can skip this section)

It's very easy to program FB-PLC with WinProladder software package, just key-in the ladder symbols as they appear on your CRT screen directly to form a ladder diagram program. But for the users who are using FP-08 to program FB-PLC they have to translate ladder diagram into Mnemonic instructions by themselves. Since FP-08 only can input program with Mnemonic instruction, this section till section 1.6 will furnish you with the coding rules to translate ladder diagrams into Mnemonic instructions.

- The program editing directions are from left to right and from top to bottom. Therefore the beginning point of the network must be at the upper left corner of the network. Except the function instruction without the input control, the first instruction of a network must begin with the ORG and only one ORG instruction is permissible per network. Please refer to section 5.1.1 for further explanations.

Example:


| ORG | X | 0 |
| :---: | :---: | :---: |
| AND | X | 1 |
| LD | X | 2 |
| OR | X | 3 |
| AND | X | 4 |
| ORLD |  |  |
| AND | X | 5 |

- Using LD instruction for connecting vertical lines (origin line or branch line) except at the beginning of the network.

Example 1:


Example 2:



Remark 1: Using the AND instruction directly if only one row of elements is serially connected to the branch line.
Example:


Remark 2: Also using the AND instruction directly if an OUT TR instruction has been used at a branch line to store the node statuses.

Example:


AND M 0

| OUT TR | 0 |  |
| :---: | :---: | :---: |
| AND | $X$ | 0 |
| OUT | $Y$ | 1 |


| LD TR | 0 |
| :---: | :---: |
| AND | $Y$ |

- Using AND instruction for serial connection of a single element.

Example:



| ORG | $X$ | 0 |
| :---: | :---: | :---: |
| AND | $X$ | 1 |

- Using OR instruction for parallel connection of a single element.

Example:


$\Rightarrow$| ORG | $x$ | 0 |
| :---: | :---: | :---: |
| OR | $x$ | 1 |
| AND | $x$ | 2 |

Example:


- If the parallel element is a serial block, ORLD instruction must be used.

Example:



Remark: If more than two blocks are to be connected in parallel, they should be connected in a top to bottom sequence. For example, block 1 and block 2 should be connected first, then connect block 3 to it and so on.

## Example:



- ANDLD instruction is used to connect parallel blocks in series.

Example:


- The ANDLD instruction must be used if the element or serial block is in front of the parallel block. If the parallel block is in front of the element or serial block, AND instruction can be used to connect all parts together.

Example:


## Must use ANDLD instruction

Remark: If there are more than two blocks are to be connected serially, they should be connected in a top to bottom sequence. For example, block 1 and 2 should be connected first, then connect block 3 to it and so on.
Example:


| ORG | $X$ | 0 |
| :--- | :--- | :--- |
| LD | $X$ | 1 |
| OR | $X$ | 2 |
| ANDLD |  |  |
| LD | $X$ | 3 |
| AND | $X$ | 4 |
| LD | $X$ | 5 |
| AND | $X$ | 6 |
| ORLD |  |  |
| OR | $X$ | 7 |
| ANDLD |  |  |

- The output coil instruction (OUT) can only be located at end of the network (the right end) and no other elements can be connected to it afterwards. The output coil can not connect to the origin line directly. If you want to connect the output coil to the origin line, connect it serially with a short circuit contact.


ORG SHORT
OUT Y 0

### 1.5 The De-Composition of a Network (Users of WinProladder can skip this section)

The key process of de-composition of a network is to separate the circuits that appear between two vertical lines into independent elements and serial blocks, then coding those elements and serial blocks according to the mnemonic coding rules and then connect them (with ANDLD or ORLD instruction) from left to right and top to bottom to form a parallel or a serial-parallel blocks, and finally to form a complete network.

Sample diagram:


### 1.6 Using Temporary Relays (Users of WinProladder can skip this section)

The network de-composition method for mnemonic coding demonstrated in section 1.5 does not apply to the branched circuit or branched block. In order to input the program using the method shown in section 1.5, It must first to store the statuses of branched nodes in temporary relays. The program design should avoid having branched circuit or branched block as much as possible. Please refer the next section "Program Simplification Techniques". Two situations that must use the TR are described at below.

- Branched circuit: Merge line does not exist at the right side of the branch line or there is a merge line at the right side of the branch line but they are not in the same row.

Example: *indicates setting of TR relay
Without merge line


Although this branch has merge lines but they are not in the same row, so this is also a branched circuit

- Branched block : The horizontal parallel blocks with a branch in one of the blocks.

Example :


Branch line

Remark 1: The OUT TR instruction must be programmed at the top of the branched point. LD TRn instruction is used at the starting point of the circuits after second rows of the branch line for regaining the branch line status before you can connect any element to the circuits. AND instruction must be used to connect the first element after OUT TRn or LD TRn instruction. LD instruction is not allowed in this case.

Remark 2: A network can have up to 40 TR points and the TR number can not be used repeatedly in the same network. It is recommended to use the numbers $1,2,3 \ldots$ with sequence. The TR number must be the same in the same branch line. For example, if a branch line uses OUT TRO, then starting from row 2, LD TR0 must be used for connection.

Remark 3: If the branch line of a branched circuit or a branched block is the origin line, then ORG or LD instructions can be used directly and TR contact is not necessary.

Remark 4: If any one of the branched circuit rows is not connected to the output coil (there are serially connected elements in between), and other circuits also exist after the second row, a TR instruction must be used at the branch points



- The above sample diagram shows a typical example of connecting two parallel blocks in series. Block 3 is formed when the element X 9 is introduced into the network and the two parallel blocks become the branched blocks.
- TR instruction is not necessary because the (*) point is the origin line.
- If have already used TR relay to connect two blocks serially, then ANDLD instruction is not necessary.


### 1.7 Program Simplification Techniques

- If a single element is connected in parallel to a serial block, The ORLD instruction can be omitted if the serial block is connected on top of this single element.

- When a single element or a serial block is connected in serial with a parallel block, ANDLD instruction can be omitted if put the parallel block in front.


| ORG | $X$ | 0 |
| :--- | :--- | :--- |
| AND | $X$ | 1 |
| LD | $X$ | 2 |
| LD | $X$ | 3 |
| AND | $X$ | 4 |
| ORLD |  |  |
| ANDLD |  |  |


| ORG | $X$ | 3 |
| :--- | :--- | :--- |
| AND | $X$ | 4 |
| OR | $X$ | 2 |
| AND | $X$ | 0 |
| AND | $X$ | 1 |

- If the branch node of a branch circuit is directly connected to the output coil, this coil could be located on top of the branch line (first row) to reduce the code.

| x0 |  | Yo |  |  | Y1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y1 |  | x0 |  |  |
| OUT TR | 0 |  | OUT | Y | 1 |
| AND | X | 0 | AND | X | 0 |
| OUT | Y | 0 | OUT | Y | 0 |
| LD TR | 0 |  |  |  |  |
| OUT | Y | 1 |  |  |  |

- The diagram shown below indicates the TR relay and the ORLD instruction can be omitted.


| ORG | $X$ | 0 |
| :--- | :--- | :--- |
| LD | $X$ | 1 |
| OUT TR | 0 |  |
| AND | $X$ | 2 |
| ORLD |  |  |
| OUT | $Y$ | 0 |
| LD TR | 0 |  |
| AND | $X$ | 3 |
| OUT | $Y$ | 1 |


| ORG | $X$ | 1 |
| :--- | :--- | :--- |
| AND | $X$ | 2 |
| OR | $X$ | 0 |
| OUT | $Y$ | 0 |
| ORG | $X$ | 1 |
| AND | $X$ | 3 |
| OUT | $Y$ | 1 |

- Conversion of the bridge circuit


This network structure is not allowed in PLC program


| ORG | $X$ | 1 |
| :--- | :--- | :--- |
| AND | $X$ | 2 |
| OR | $X$ | 0 |
| OUT | $Y$ | 0 |
| ORG | $X$ | 0 |
| AND | $X$ | 2 |
| OR | $X$ | 1 |
| OUT | $Y$ | 1 |

## Chapter 2 FBs-PLC Memory Allocation

### 2.1 FBs-PLC Memory Allocation



## Remark:

1. When the Read Only Register (ROR) has been configured by the user, the contents of R5000~R8071 (depends on the quantity of configuration) will be loaded from the ROR's during each time of power up or changing from STOP to RUN mode.
The user can access the ROR through the corresponding R5000~R8071. Write operation of function instructions are prohibited in this ROR area of corresponding R5000 ~ R8071. The others of R5000~R8071 that have not been configured for ROR, they can work as general purpose registers.
2. There is a dedicated area of program memory to store the contents of Read Only Register.
ROR can be configured up to 3072 words in maximum.

### 2.2 Digital and Register Allocations

| Item |  |  |  |  | Range |  | Remarks <br> Corresponding to external digital input |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | X | Input contact (DI) |  |  | X0~X255 (256) |  |  |
|  | Y | Output relay (DO) |  |  | Y0~Y255 (256) |  | Corresponding to external digital output |
|  | TR | Temporary relay |  |  | TR0~TR39 (40) |  |  |
|  |  |  |  |  | M0~M799 |  | Can be configured as retentive type |
|  |  | Internal | Non-re | ntive | M1400~M | 512) |  |
|  | M |  | Retentiv |  | M800 ~M1 | (600)* | Can be configured as non-retentive type |
|  |  | Special Relay |  |  | M1912 ~M | 90) |  |
|  | S | Step | Non-Re | entive | S0~S499 |  | S20~S499 can be configured as retentive type |
|  |  | Relay | Retentiv |  | S500~S99 |  | Can be configured as non-retentive type |
|  | T | Timer "Time-Up | " status | ontact | T0~T255 |  |  |
|  | C | Counter "Counte contact | r-Up" sta |  | C0~C255 |  |  |
|  |  |  | 01STim | Base | T0 ~ T49 |  |  |
|  | TMR | Time current value register | 1S Time | Base | T50~T19 |  | T0~T255 numbers for each time base can be adjusted. |
|  |  |  | S Time |  | T200 ~ T2 |  |  |
|  |  |  | Reten |  | C0~C139 |  | Can be configured as non-retentive type |
|  |  | Counter current $\stackrel{\stackrel{\rightharpoonup}{7}}{\sim}$ | Non-R | tentive | C140~C1 |  | Can be configured as retentive type |
|  | CTR | value register $\sim_{\sim}^{\omega}$ | Reten |  | C200~C23 |  | Can be configured as non-retentive type |
|  |  |  | Non-R | etentive | C240~C25 |  | Can be configured as retentive type |
|  |  |  |  |  | R0~R2999 |  | Can be configured as non-retentive type |
|  | $\begin{aligned} & \text { HR } \\ & \mathrm{DR} \end{aligned}$ |  | Reten |  | D0~D3999 |  |  |
|  |  |  | Non-R | tentive | R3000 ~R3 | 840)* | Can be configured as retentive type |
|  |  | Data Register | Reten |  | R5000 ~R | (3072) * | When not configured as ROR, it can serve normal register (for read/write) |
|  | $\begin{gathered} \text { HR } \\ \text { ROR } \end{gathered}$ |  | Read <br> Regis | nly | $\begin{aligned} & \text { R5000 } \sim R \\ & \text { ROR } \sim \text { def } \end{aligned}$ | an be set as tting is (0)* | ROR is stored in special ROR area and not occupy program space |
|  |  |  | File R | gister | F0~F8191 |  | Save/retrieved via dedicated instruction |
|  | IR | Input Register |  |  | R3840 ~R3 |  | Corresponding to external numeric input |
|  | OR | Output Register |  |  | R3904~R |  | Corresponding to external numeric output |
|  | SR | Special system re | gister |  | $\begin{aligned} & \text { R3968~R } \\ & \text { D4000~D } \end{aligned}$ | $\begin{aligned} & (197) \\ & (96) \end{aligned}$ |  |
|  |  | 0.1 mS High-Spe | ed Time | Register | R4152~R |  |  |
|  |  | HSC | Hardware | (4sets) | DR4096 ~ | $10(4 \times 4)$ |  |
|  |  | Registers | Software | sets) | DR4112~ | (4x4) |  |
|  |  | Calendar Registers | Minute | Second | R4129 | R4128 |  |
|  |  |  | Day | Hour | R4131 | R4130 |  |
|  |  |  | Year | Month | R4133 | R4132 |  |
|  |  |  |  | Week |  | R4134 |  |


|  | FR | File Registers | F0 $\sim$ F8191(8192) |  |
| :--- | :---: | :--- | :--- | :--- |
|  | XR | Index Registers | V,Z (2), P0~P9 (10) |  |

Remark: During power up or changing operation mode from STOP $\rightarrow$ RUN, all contents in non-retentive relays or registers will be cleared to 0 ; the retentive relays or registers will remain the same state as before.

### 2.3 Special Relay Details

| Relay No. | Function | Description |
| :---: | :---: | :---: |
| 1. Stop, Prohibited Control |  |  |
| M1912 <br> M1913 <br> M2001 | Emergency Stop control <br> Disable external outputs control <br> Disable/Enable status retentive control | - If 1, PLC will be stopped (but not enter STOP mode) and all outputs OFF. <br> This bit will be cleared when power up or changing operation mode from STOP $\rightarrow$ RUN. <br> - All external outputs are turn off but the status of $\mathrm{Y} 0 \sim \mathrm{Y} 255$ inside the PLC will not be affected. <br> -If M2001 is 0 or enabled, the Disable/Enable status of all contacts will be reset to enable during power up or changing operation mode from STOP $\rightarrow$ RUN. <br> - If M2001 is disabled and force ON, the Disable/Enable status \& ON/OFF state of all contacts will remain as before during power up or changing operation mode from STOP $\rightarrow$ RUN. <br> While testing, it may disable and force ON M2001 to keep the ON/OFF state of disabled contacts, but don't forget to enable the M2001 after testing. |
| 2. CLEAR Control |  |  |
| M1914 <br> M1915 <br> M1916 <br> M1917 <br> M1918 <br> M1919 | Clear Non-Retentive Relays <br> Clear Retentive Relays <br> Clear Non-Retentive Registers <br> Clear Retentive Registers <br> Master Control (MC) Selection <br> Function output control | - Cleared When at 1 <br> - Cleared When at 1 <br> - Cleared When at 1 <br> - Cleared When at 1 <br> - If 0 , the pulse activated functions within the master control loop will only be executed once at first $0 \rightarrow 1$ of master control loop. <br> If 1 , the pulse activated functions within the master control loop will be executed every time while changing $0 \rightarrow 1$ of master control loop. <br> -If 0 , the functional outputs of some function instructions will memory the output state, even these instructions not been executed. <br> If 1 , the functional output of some function instructions without the memory ability. |
| ※ M1918/M1919 can be set to 0 or 1 at will around the whole program to meet the control requirements. |  |  |


| Relay No. | Function | Description |
| :---: | :---: | :---: |
| 3. Pulse Signals |  |  |
|  | $\left.\begin{array}{l}0.01 \mathrm{~S} \text { Clock pulse } \\ 0.1 \mathrm{~S} \text { Clock pulse } \\ 1 \text { S Clock pulse } \\ 60 \mathrm{~S} \text { Clock pulse }\end{array}\right\}$ (1)Initial pulse (first scan) ${ }^{(2)}$Scan clock pulses (3) <br> $=0$, PLC is working at STOP mode <br> $=1$, PLC is working at RUN mode |  |
| -M1927 | CTS input status of communication port 1 | - 0 : CTS True (ON) <br> - 1 : CTS False (OFF) <br> - When communication port 1 is used to connect with the printer or modem, it can use this signal and a timer to detect whether the printer or the modem is ready. |
| 4. Error Messages |  |  |
|  | Reserved <br> Reserved <br> No expansion unit or exceed the limit on number of I/O points <br> Immediate I/O not in the main unit range <br> Unused <br> System stack error <br> Reserved | - 1: Indicating no expansion unit or exceed the limit on number of I/O points <br> - 1: Indicating that Immediate I/O not in the main unit range and the main unit cannot RUN <br> - 1: Indicating that system stack error |
| 5.Port3~Port4 Controls (MC/MN) |  |  |
| M1936 <br> M1937 <br> M1938 <br> M1939 | Port 3 busy indicator <br> Port 3 finished indicator Port 4 busy indicator <br> Port 4 finished indicator | - 0 : Port 3 Busy <br> - 1 : Port 3 Ready <br> - 1 : Port 3 finished all communication transactions <br> - 0 : Port 4 Busy <br> - 1 : Port 4 Ready <br> - 1 : Port 4 finished all communication transactions |



| Relay No. | Function | Description |
| :---: | :---: | :---: |
| M1965 | Dialing success flag | - 1: Indicating that dialing is successful (when Port 1 is connected with Modem). |
| M1966 | Dialing fail flag | - 1: Indicating that dialing has failed (when Port 1 is connected with Modem). |
| M1967 | Port 2 High Speed Link working mode selection | - 0: Continuous cycle. <br> - 1: One cycle only. It will stop when the last communication transaction is completed (only effective at the master station). |
| M1968 | Step program status | - 1: Indicating that there are more than 16 active steps in the step program at the same time. |
| M1969 | Indirect addressing illegal write flag | - 1: Indicating that a function with index addressing attempts to write cross over the boundary of different type of data. |
| M1970 | Port 0 status | - 1: Port 0 has received and transmitted a message |
| M1971 | Port 1 status | - 1: Port1 has received and transmitted a message |
| M1972 | Port 2 status | - 1: Port2 has received and transmitted a message |
| M1973 | The CV value control after counting "Count-Up" | - 0 : Indicating that the CV value will continue counting up to the upper limit after "Time-Up". |
|  |  | - 1: Indicating that the CV value will stop at the PV value after "Count-Up" ( User may control M1973 within the program to control the individual counter) |
| M1974 | RAMP function slope control | - 0: Time control for ramping <br> - 1: Equivalent slope control for ramping |
| M1975 | CAM function (FUN112) selection | - 1: For the circular applications where the electric CAM switch (FUN112) can support the wrap around situation like the angle from $359^{\circ}$ cross to $0^{\circ}$ |
| 9. HSC2~HSC7 Controls |  |  |
| M1976 | HSC2 software Mask | - 1: Mask |
| M1977 | HSC2 software Clear | - 1: Clear |
| M1978 | HSC2 software Direction | - 0: Count-up, 1: Count-down |
| M1979 | HSC3 software Mask | -1: Mask |
| M1980 | HSC3 software Clear | - 1: Clear |
| M1981 | HSC3 software Direction | - 0: Count-up, 1: Count-down |
| M1982 | HSC4 software Mask | - 1: Mask |
| M1983 | HSC4 software Direction | - 0: Count-up, 1: Count-down |
| M1984 | HSC5 software MASK | - 1: Mask |
| M1985 | HSC5 software Direction | - 0: Count-up, 1: Count-down |
| M1986 | HSC6 software Mask | - 1: Mask |
| M1987 | HSC6 software Direction | - 0: Count-up, 1: Count-down |
| M1988 | HSC7 software Mask | - 1: Mask |
| M1989 | HSC7 software Direction | - 0: Count-up, 1: Count-down |
| M1990 | Reserved |  |


| Relay No. | Function | Description |
| :---: | :---: | :---: |
| 10. PSO0~POS3 Controls |  |  |
| M1991 <br> M1992 <br> M1993 <br> M1994 <br> M1995 | Selection of stopping the pulse output (FUN140) PSOO Busy indicator <br> PSO1 Busy indicator <br> PSO2 Busy indicator <br> PSO3 Busy indicator | - 0 : Immediately stop while stopping pulse output <br> - 1 : Slow down stop while stopping pulse output <br> - 0 : PSOO Busy <br> - 1 : PSOO Ready <br> - 0 : PSO1 Busy <br> - 1 : PSO1 Ready <br> - 0 : PSO2 Busy <br> - 1 : PSO2 Ready <br> - 0 : PSO3 Busy <br> - 1 : PSO3 Ready |
| M1996 <br> M1997 <br> M1998 <br> M1999 <br> M2000 | PSO0 Finished indicator PSO1 Finished indicator PSO2 Finished indicator PSO3 Finished indicator <br> Selection of Multi-Axis synchronization for High Speed Pulse Output (FUN140) | - 1 : PSO0 finished the last step of motion <br> - 1 : PSO1 finished the last step of motion <br> - 1 : PSO2 finished the last step of motion <br> - 1 : PSO3 finished the last step of motion <br> - 1: Synchronized Multi-Axis |

### 2.4 Special Registers Details

| Register No. | Function | Description |
| :---: | :---: | :---: |
| $\begin{gathered} \text { R3840 } \\ \text { \| } \\ \text { R3903 } \end{gathered}$ | Input Registers | For Analog or Numeric inputs |
| $\begin{gathered} \text { R3904 } \\ \text { \| } \\ \text { R3967 } \end{gathered}$ | $\begin{aligned} & \text { Output Registers } \\ & \text { CH0: R3904 } \\ & \text { \| \| } \\ & \text { CH63: R3967 } \\ & \hline \end{aligned}$ | For Analog or Numeric outputs |
| $\begin{gathered} \text { R3968 } \\ \text { \| } \\ \text { R3980 } \end{gathered}$ | Define stimulate Modbus equipment |  |
| $\begin{gathered} \text { R3981 } \\ \text { \| } \\ \text { R3999 } \end{gathered}$ | Reserved |  |
| R4000 | Reserved |  |
| R4001 | Reserved |  |
| R4002 | Reserved |  |
| $\begin{gathered} \text { R4003 } \\ \text { \| } \\ \text { R4004 } \end{gathered}$ | Define FUN86 temperature reading value at starting/end address |  |


| Register No. | Function | Description |
| :---: | :---: | :---: |
| R4005 | High Byte : Period of PWM $\begin{aligned} & =0,2 \text { seconds } \\ & =1,4 \text { seconds } \\ & =2,8 \text { seconds } \\ & =3,1 \text { second } \\ & =4,16 \text { seconds } \\ & \geq 5,32 \text { seconds } \end{aligned}$ <br> Low Byte : Period of PID calculation $=0,2 \text { seconds }$ $=1,4 \text { seconds }$ $=2,8 \text { seconds }$ $\text { =3, } 1 \text { second }$ $=4,16 \text { seconds }$ $\geq 5,32 \text { seconds }$ | For PID temperature control |
| R4006 | Threshold value of output ratio for heating/cooling loop abnormal detecting (Unit in \%) | For PID temperature control |
| R4007 | Threshold value of continuous time for heating/cooling loop abnormal detecting (Unit in second) | For PID temperature control |
| R4008 | Maximum temperature for heating loop abnormal detecting | For PID temperature control |
| R4009 | Temperature display in Celsius/Fahrenheit | =0, Celsius ;=1,Fahrenhelt |
| $\begin{gathered} \mathrm{R} 4010 \\ \mid \\ \mathrm{R} 4011 \end{gathered}$ | Installed temperature sensor flag | Each bit represents 1 sensor, if bit value $=1$ means installed. |
| $\begin{gathered} \mathrm{R} 4012 \\ \text { \| } \\ \mathrm{R} 4013 \end{gathered}$ | PID Temperature control flag | Each bit represents 1 temperature point, if bit value $=$ 1 means enable control. |
| R4014 | Reserved |  |
| R4015 | Averaging of temperature value $=0$, no average on temperature =1, average by two readings $=2$, average by four readings $=3$, average by eight readings |  |
| R4016 | Reserved |  |
| R4017 | Reserved |  |
| R4018 | Reserved |  |
| R4019 | Number of PASSWORD Retry |  |
| R4020 | Control FUN148 instruction forbid to clockwise/anti-clockwise. |  |
| R4021 \| R4024 | Reserved |  |
| R4025 | Total Expansion Input Registers |  |



| Register No. | Function | Description |
| :---: | :---: | :---: |
| R4053 | Reserved |  |
| R4054 | Define the master station number of the High-Speed CPU Link network (FUN151 Mode 3) | If the master station number is 1 ,it can ignore this register. <br> To set the master station number other than 1 should: <br> Low Byte : Station number <br> High Byte: 55H |
| R4055 | PLC station number | - If high byte is not equal $55 \mathrm{H}, \mathrm{R} 4055$ will show the station number of this PLC <br> - If want to set PLC station number then R4055 should set to: <br> Low Byte : Station number <br> High Byte: 55H |
| R4056 | High Byte :Reserved <br> Low Byte: High speed pulse output frequency dynamic control | Low Byte: =5AH, can dynamically change the output frequency of High Speed Pulse Output |
| R4057 | Power off counter | The value will be increased by 1 while power up |
| R4058 | Error station number while Port 2 in High Speed CPU Link | Used by FUN151 Mode 3 of Port 2 |
| R4059 | Error code while Port 2 in High Speed CPU LINK mode | Used by FUN151 Mode 3 of Port 2 <br> Error code : 0AH, No response <br> 01H, Framing Error <br> 02H, Over-Run Error <br> 04H, Parity Error <br> 08H, CRC Error |


| Register No. | Function | Description |
| :---: | :---: | :---: |
| R4060 | Error code of PSO 0 | The error codes are: <br> 1: Parameter 0 error <br> 2: Parameter 1 error <br> 3: Parameter 2 error <br> 4: Parameter 3 error <br> 5: Parameter 4 error <br> 7: Parameter 6 error <br> 8: Parameter 7 error <br> 9: Parameter 8 error <br> 10: Parameter 9 error <br> 13 : Parameter 12 error <br> 15 : Parameter 14 error <br> 30: Speed setting reference number error <br> 31: Speed value error <br> 32: Stroke setting reference number error <br> 33: Stroke value error <br> 34: lllegal positioning program <br> 35: Step over <br> 36: Step number exceeds 255 <br> 37: Highest frequency error <br> 38: Idle frequency error <br> 39: Movement compensation value too large <br> 40: Movement value exceeds range <br> 41: DRVC instruction not allow ABS addressing <br> 42 : DRVZ can't follow DRVC <br> 50 : Illegal operation mode of DRVZ <br> 51 : Illegal DOG input number <br> 52 : Illegal PG0 input number <br> 53 : Illegal CLR output number <br> 60: Illegal linear interpolation command |
| R4061 | Error code of PSO 1 | Same as above |
| R4062 | Error code of PSO 2 | Same as above |
| R4063 | Error code of PSO 3 | Same as above |
| R4064 |  | PSO 0 |
| R4065 | Being completed step number of positioning | PSO 1 |
| R4066 | program | PSO 2 |
| R4067 |  | PSO 3 |
| $\begin{aligned} & \text { R4068 } \\ & \text { R4069 } \end{aligned}$ | FUN147 GP0 vector speed |  |
| $\begin{aligned} & \text { R4070 } \\ & \text { R4071 } \end{aligned}$ | FUN147GP1 vector speed |  |


| Register No. | Function | Description |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { R4072 } \\ & \text { R4073 } \\ & \text { R4074 } \\ & \text { R4075 } \\ & \text { R4076 } \\ & \text { R4077 } \\ & \text { R4078 } \\ & \text { R4079 } \end{aligned}$ | Pulse count remaining for output | Low Word of PSO 0 <br> High Word of PSO 0 <br> Low Word of PSO 1 <br> High Word of PSO 1 <br> Low Word of PSO 2 <br> High Word of PSO 2 <br> Low Word of PSO 3 <br> High Word of PSO 3 |
| $\begin{aligned} & \text { R4080 } \\ & \text { R4081 } \\ & \text { R4082 } \\ & \text { R4083 } \\ & \text { R4084 } \\ & \text { R4085 } \\ & \text { R4086 } \\ & \text { R4087 } \end{aligned}$ | Current output frequency | Low Word of PSO 0 <br> High Word of PSO 0 <br> Low Word of PSO 1 <br> High Word of PSO 1 <br> Low Word of PSO 2 <br> High Word of PSO 2 <br> Low Word of PSO 3 <br> High Word of PSO 3 |
| R4088 R4089 R4090 R4091 R4092 R4093 R4094 R4095 | Current pulse position | Low Word of PSO 0 High Word of PSO 0 Low Word of PSO 1 High Word of PSO 1 Low Word of PSO 2 High Word of PSO 2 Low Word of PSO 3 High Word of PSO 3 |


| Register No. | Function | Description |
| :---: | :---: | :---: |
| R4096 | HSCO current value Low Word |  |
| R4097 | HSCO current value High Word |  |
| R4098 | HSC0 preset value Low Word |  |
| R4099 | HSC0 preset value High Word |  |
| R4100 | HSC1 current value Low Word |  |
| R4101 | HSC1 current value High Word |  |
| R4102 | HSC1 preset value Low Word |  |
| R4103 | HSC1 preset value High Word |  |
| R4104 | HSC2 current value Low Word |  |
| R4105 | HSC2 current value High Word |  |
| R4106 | HSC2 preset value Low Word |  |
| R4107 | HSC2 preset value High Word |  |
| R4108 | HSC3 current value Low Word |  |
| R4109 | HSC3 current value High Word |  |
| R4110 | HSC3 preset value Low Word |  |
| R4111 | HSC3 preset value High Word |  |
| R4112 | HSC4 current value Low Word |  |
| R4113 | HSC4 current value High Word |  |
| R4114 | HSC4 preset value Low Word |  |
| R4115 | HSC4 preset value High Word |  |
| R4116 | HSC5 current value Low Word |  |
| R4117 | HSC5 current value High Word |  |
| R4118 | HSC5 preset value Low Word |  |
| R4119 | HSC5 preset value High Word |  |
| R4120 | HSC6 current value Low Word |  |
| R4121 | HSC6 current value High Word |  |
| R4122 | HSC6 preset value Low Word |  |
| R4123 | HSC6 preset value High Word |  |
| R4124 | HSC7 current value Low Word |  |
| R4125 | HSC7 current value High Word |  |
| R4126 | HSC7 preset value Low Word |  |
| R4127 | HSC7 preset value High Word |  |
| R4128 | Second of calendar |  |
| R4129 | Minute of calendar |  |
| R4130 | Hour of calendar |  |
| R4131 | Day of calendar |  |
| R4132 | Month of calendar |  |
| R4133 | Year of calendar |  |
| R4134 | Day of week of calendar |  |
| R4135 | month + minute |  |
| $\begin{aligned} & \boldsymbol{R} 4136 \\ & \boldsymbol{R} 4137 \\ & \mathrm{R}_{\mathrm{R} 4138} \end{aligned}$ | Current scan time <br> Maximum scan time <br> Minimum scan time | - Error < $\pm 1 \mathrm{~ms}$ <br> - Re-calculate when PLC changes from STOP to RUN |


| Register No. | Function | Description |
| :---: | :---: | :---: |
| R4139 | CPU Status | $\begin{aligned} \text { Bit0 } & =0, \text { PLC STOP } \\ & =1, \text { PLC RUN } \end{aligned}$ <br> Bit1 , Reserved <br> Bit2 =1, Ladder program checksum error <br> Bit3 $=0$, Without ROM Pack <br> $=1$, With ROM Pack <br> Bit4 =1, Watch-Dog error <br> Bit5 $=1$, MA model main unit <br> Bit6 $=1$, With ID protection <br> Bit7 =1, Emergency stop <br> Bit8 =1, Immediate I/O over range <br> Bit9 $=1$, System STACK error <br> Bit10 $=1$, ASIC failed <br> Bit11 $=1$, Function not allowed <br> Bit12 , Reserved <br> Bit13 =1, With communication board <br> Bit14 $=1$, With calendar <br> Bit15 =1, MC main unit |
| R4140 <br> R4141 <br> R4142 <br> R4143 <br> R4144 <br> R4145 | Telephone Number registers |  |


| Register No. | Function | Description |
| :---: | :--- | :--- |
| R4146 | Port 1 Communication Parameters <br> Register | Set Baud Rate, Data bit... of Port 1 |
| R4147 | Transmission Delay \& Receive <br> Time-out interval time Setting, <br> while Port 1 being used as the master of <br> FUN151 or FUN150 | Low Byte : Port 1 Receive Time-out interval time <br> (Unit in 10mS) |
| Highe : Port 1 Transmission Delay |  |  |
| (Unit in 10mS) |  |  |


| Register No. | Function | Description |
| :---: | :---: | :---: |
| R4148 | Message Frame Detection Time Interval | While the communication port being used as the master or slave of Modbus RTU protocol, the system will give the default time interval to identify each packet of receiving message; except this, the user can set this time interval through the high byte setting of R4148 and let M1956 be 1 , to avoid the overlap of different packet of message frame. <br> M1956=1, High Byte of R4148 is used to set the new message detection time interval for Port 1~Port 4 (Unit in mS ) <br> While the communication port being used to communicate with the intelligent peripherals through FUN151 instruction, if the communication protocol without the end of text to separate each packet of message frame, it needs message detection time interval to identify the different packet. High byte of R4148 is used for this setting for Port 1~Port 4. <br> (Unit in mS ) |
| R4149 | Modem Interface Setting \& Port0 without checking of station number for <br> FATEK's external communication protocol | - High Byte of R4149: <br> =55H, Remote-Diagnosis/Remote-CPU-Link by way of Port 1 through Modem connection, it supports user program controlled dial up function <br> =AAH, Remote diagnosis by way of Port 1 through Modem connection, it supports Passive receiving \& Active dialing operation mode <br> =Others, without above function <br> - Low Byte of R4149: <br> $=1$, Port 0 without checking of station number for FATEK's external communication protocol (communicating with MMI/SCADA) <br> =Others, Port 0 checks station number, it allows multi-drop network for data acquisition. |
| R4150 | Power on I/O service delay time setting | - PLC is ready for I/O service after this delay time while power up. The unit is in 0.01 S . The default value is 100 . |
| R4151 | Circular 1mS time base timer | - The content of R4151 will be increased by 1 every 1 mS . It can be used for a more precise timing application. |
| R4152 | Low word of HSTA CV register | HSTA is high speed timer in 0.1 mS resolution |
| R4153 | High word of HSTA CV register | The HSTA can act as 32-bit cyclic timer or fixed time interrupt timer |
| R4154 | PV register of HSTA |  |


| Register No. | Function | Description |
| :---: | :---: | :---: |
| R4155 | Port $1 \&$ Port 2 without station number checking for FATEK's external communication protocol | - Low Byte of R4155: <br> =1, Port 1 without station number checking for FATEK's external <br> communication protocol <br> (communicating with MMI/SCADA) <br> $\neq 1$,Port 1 checks station number, it allows multi-drop network for data acquisition <br> - High Byte of R4155: <br> $=1$, Port 2 without station number checking for FATEK's external communication protocol (communicating with MMI/SCADA) <br> $\neq 1$,Port 2 checks station number, it allows multi-drop network for data acquisition |
| R4156 | Port 3 \& Port 4 without station number checking for FATEK's external communication protocol | - Low Byte of R4156: <br> $=1$, Port 3 without station number checking for FATEK's external <br> communication protocol (communicating with MMI/SCADA) <br> $\neq 1$,Port 3 checks station number, it allows multi-drop network for data acquisition <br> - High Byte of R4156: <br> $=1$, Port 4 without station number checking for FATEK's external communication protocol (communicating with MMI/SCADA) <br> $\neq 1$,Port 4 checks station number, it allows multi-drop network for data acquisition |
| R4157 | PLC OS Version |  |
| R4158 | Port 2 Communication Parameters Register <br> (Not for High Speed CPU Link) | Set Baud Rate, Data bit...of Port 2 |
| R4159 | Transmission Delay \& Receive Time-out interval time Setting, while Port 2 being used as the master of FUN151 or FUN150 | Low Byte : Port 2 Receive Time-out interval time (Unit in 10mS) <br> High Byte : Port 2 Transmission Delay <br> (Unit in 10 mS ) |
| R4160 | Port2 RX/TX time out setting for High Speed CPU Link | High Byte of R4160 : <br> $=56 \mathrm{H}$, User setting mode if the system default works not well, Low Byte of R4160 is used for this setting (Not suggest) <br> =Others, system will give the default value according to the setting of R4161 |
| R4161 | Port 2 Communication Parameters Register <br> (For High Speed CPU Link) | - Set Baud Rate, Parity...of Port 2 <br> - Data bit is fixed to 8 -bit <br> - Baud Rate $\geqq 38400$ bps |
| R4162 | Fixed time interrupt enable/disable control | B7 B6 B5 B4 B3 B2 B1 B0 <br> 100 mS 50 mS 10 mS 5 mS 4 mS 3 mS 2 mS 1 mS <br> Bit $=0$, interrupt enabled <br> Bit=1, interrupt disabled |


| Register No. | Function | Description |
| :---: | :---: | :---: |
| R4163 | Modem dialing control setting | - Low Byte of R4163 : <br> $=1$, Ignore the dialing tone and the busy tone when dialing. <br> $=2$, Wait the dialing tone but ignore the busy tone when dialing. <br> $=3$, Ignore the dialing tone but detect the busy tone when dialing. <br> $=4$, Wait the dialing tone and detect the busy tone when dialing. <br> =Any other value treated as value equal 4 . <br> - High Byte of R4163 : <br> The Ring count setting for Modem auto answer |
| $\begin{aligned} & \text { R4164 } \\ & \text { R4165 } \end{aligned}$ | V index register <br> $Z$ index register |  |
| R4166 | System used |  |
| R4167 | Model of main unit | - Low Byte of R4167: $\begin{aligned} & =0,6 I+40(\text { FBs-10xx }) \\ & =1,8 I+60(\text { FBs-14xx }) \\ & =2,12 I+80(\text { FBs-20xx }) \\ & =3,14 I+100(\text { FBs- } 24 x x) \\ & =4,20 I+120(\text { FBs- } 32 x x) \\ & =5,24 I+160(\text { FBs-40xx }) \\ & =6,36 I+240(\text { FBs-60xx }) \\ & =7,28 I+160(\text { FBs-44MN }) \end{aligned}$ <br> - High Byte of R4167: $\begin{aligned} & =0, \mathrm{MA} \\ & =1, \mathrm{MC} \\ & =2, \mathrm{MN} \end{aligned}$ |


| Register No. | Function | Description |
| :---: | :---: | :---: |
| D4000 | Port 1 User-defined Baud Rate Divisor (R4146 must be 56XFH) | Port 1 user-defined Baud Rate (1125~1152000 bps) D4000 $=(18432000 /$ Baud Rate $)-1$ |
| D4001 | Port 2 User-defined Baud Rate Divisor (R4158 must be 56XFH) | Port 2 user-defined Baud Rate (1125~1152000 bps) D4001 = (18432000/Baud Rate) -1 |
| D4002 | Port 3 User-defined Baud Rate Divisor (R4043 must be 56XFH) | Port 3 user-defined Baud Rate (1125~1152000 bps) D4002 $=(18432000 /$ Baud Rate $)-1$ |
| D4003 | Port 4 User-defined Baud Rate Divisor (R4044 must be 56XFH) | Port 4 user-defined Baud Rate (1125~1152000 bps) D4003 $=(18432000 /$ Baud Rate $)-1$ |
| D4004 | FUN30 PID resolution of analog input | $=0,14$-bit format but valid 12-bit resolution $=1,14$-bit format and valid 14-bit resolution |
| D4005 | FUN30 PID gain constant | KC=D4005/Pb |


| Register No. | Function | Description |
| :---: | :---: | :---: |
| $\begin{gathered} \text { D4006 } \\ \mid \\ \text { D4042 } \end{gathered}$ | Analog input valid bit and set times of average |  |
| $\begin{gathered} \text { D4043 } \\ \text { D4045 } \end{gathered}$ | Communication function setting |  |
| $\begin{gathered} \text { D4046 } \\ \text { \| } 4052 \end{gathered}$ | Reserved |  |
| $\begin{aligned} & \hline \text { D4053 } \\ & \text { D4054 } \end{aligned}$ | RTC chip RTC time setup | RTC chip is S35390A, is able through D4054 to do time setup |
| $\begin{gathered} \text { D4055 } \\ \text { \| } \\ \text { D4059 } \\ \hline \end{gathered}$ | Reserved |  |
| $\begin{aligned} & \hline \text { D4060 } \\ & \text { D4061 } \\ & \text { D4062 } \\ & \\ & \text { D4063 } \end{aligned}$ | FUN147 GP0 error code FUN147 GP1 error code FUN147 the step number (positioning point) which has been completed of GP0 FUN147 the step number (positioning point) which has been completed of GP1 |  |
| $\begin{gathered} \hline \text { D4064 } \\ \text { । } \\ \text { D4070 } \end{gathered}$ | Reserved |  |
| $\begin{gathered} \hline \text { D4071 } \\ \text { । } \\ \text { D4079 } \\ \hline \end{gathered}$ | Used in FBs-B2A1D/FBs-B2DA/ FBs-B4AD |  |
| D4080 <br> D4081 <br> D4082 <br> D4083 <br> D4084 <br> D4085 <br> D4086 <br> D4087 <br> D4088 <br> D4089 | P0 index register <br> P 1 index register <br> P2 index register <br> P3 index register <br> P4 index register <br> P5 index register <br> P6 index register <br> P7 index register <br> P8 index register <br> P9 index register |  |
| $\begin{gathered} \hline \text { D4090 } \\ \text { । } \\ \text { D4095 } \\ \hline \end{gathered}$ | Reserved |  |

Remark: All the special relays or registers attached with " $\overline{\text { " }}$ symbol shown in the above table are write prohibited.
For the special relays attached with " $\boldsymbol{\nabla}$ " symbol also has following characteristics
.Forced and Enable/Disable operation is not allowed.
Can't be referenced by TU/TD transitional contact (contact will always open)

## Chapter 3 FBs-PLC Instruction Lists

### 3.1 Sequential Instructions

| Instruction | Operand | Symbol | Function Descriptions | Execution Time | Instruction type |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ORG | $\begin{aligned} & X, Y, M, \\ & S, T, C \end{aligned}$ | , | Starting a network with a normally open (A) contact | 0.33uS | Network <br> starting instructions |
| ORG NOT |  | - | Starting a network with a normally closed (B) contact |  |  |
| ORG TU |  |  | Starting a network with a differential up (TU) contact | 0.54uS |  |
| ORG TD |  | $\cdot\|\downarrow\|$ | Starting a network with a differential down (TD) contact |  |  |
| ORG OPEN |  | $\cdots \circ$ | Starting a network with a open circuit contact |  |  |
| ORG SHORT |  |  | Starting a network with a short circuit contact | 0.33uS |  |
| LD | $\begin{aligned} & \mathrm{X}, \mathrm{Y}, \mathrm{M}, \\ & \mathrm{~S}, \mathrm{~T}, \mathrm{C} \end{aligned}$ | $-\vdash$ | Starting a relay circuit from origin or branch line with a normally open contact | 0.33uS | Origin or branch line starting instructions |
| LD NOT |  | - | Starting a relay circuit from origin or branch line with a normally closed contact |  |  |
| LD TU |  | $\vdash$ | Starting a relay circuit from origin or branch line with a differential up contact | 0.54uS |  |
| LD TD |  | $\forall \downarrow \vdash$ | Starting a relay circuit from origin or branch line with a differential down contact |  |  |
| LD OPEN |  | $\bigcirc$ | Starting a relay circuit from origin or branch line with a open circuit contact | 0.33uS |  |
| LD SHORT |  | $\cdots$ | Starting a relay circuit from origin or branch line with a short circuit contact |  |  |
| AND | $\begin{aligned} & \mathrm{X}, \mathrm{Y}, \mathrm{M}, \\ & \mathrm{~S}, \mathrm{~T}, \mathrm{C} \end{aligned}$ | $\vdash$ | Serial connection of normally open contact | 0.33uS | Serial connection instructions |
| AND NOT |  | - | Serial connection of normally closed contact |  |  |
| AND TU |  | - | Serial connection of differential up contact | 0.54uS |  |
| AND TD |  |  | Serial connection of differential down contact |  |  |
| AND OPEN |  | $\cdots \circ$ | Serial connection of open circuit contact | 0.33uS |  |
| AND SHORT |  | $\cdots$ | Serial connection of short circuit contact |  |  |
| OR | $\begin{aligned} & \mathrm{X}, \mathrm{Y}, \mathrm{M}, \\ & \mathrm{~S}, \mathrm{~T}, \mathrm{C} \end{aligned}$ | $\square_{\square}{ }^{+}$ | Parallel connection of normally open contact | 0.33uS | Parallel connection instructions |
| OR NOT |  | $\bullet{ }^{\bullet}$ | Parallel connection of normally closed contact |  |  |
| OR TU |  | $\bullet \downarrow \uparrow{ }^{\bullet}$ | Parallel connection of differential up contact | 0.54uS |  |
| OR TD |  |  | Parallel connection of differential down contact |  |  |
| OR OPEN |  | $\cdots \quad \bullet$ | Parallel connection of open circuit contact | 0.33uS |  |
| OR SHORT |  | $\square$ | Parallel connection of short circuit contact |  |  |
| ANDLD |  | $\cdots$ | Serial connection of two circuit blocks | 0.33uS | Blocks merge instructions |
| ORLD |  |  | Parallel connection of two circuit blocks |  |  |


| Instruction | Operand | Symbol | Function Descriptions | Execution Time | Instruction type |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OUT | Y,M,S | - ( ) | Send result to coil | $\begin{gathered} 0.33 \mathrm{uS} \\ \mid \\ 1.09 \mathrm{us} \end{gathered}$ | Coil output instruction |
| OUT NOT |  | (/) | Send inverted result to coil |  |  |
| OUT | Y | L | Send result to an external output coil and appoint it as of retentive type |  |  |
| OUT L | TR |  | Save the node status to a temporary relay | 0.33uS | Node operation instruction |
| LD |  |  | Load the temporary relay |  |  |
| TU |  | $-\uparrow-$ | Take the transition up of the node status | 0.33uS |  |
| TD |  |  | Take the transition down of the node status | 0.33uS |  |
| NOT |  |  | Invert the node status | 0.33uS |  |
| SET |  | - (S) | Set a coil | 0.33uS $\mid$ 1.09 uS |  |
| RST |  | - (R) | Reset a coil | 0.33uS $\mid$ 1.09 uS |  |

- The 36 sequential instructions listed above are all applicable to every models of FBs-PLC.


### 3.2 Function Instructions

There are more than 100 different FBs-PLC function instructions. If put the $\mathbf{D}$ and $\boldsymbol{P}$ derivative instructions into account, the total number of instructions is over 300. On top of these, many function instructions have multiple input controls (up to 4 inputs) which can have up to 8 different types of operation mode combinations. Hence, the size of FBs-PLC instruction sets is in fact not smaller than that of a large PLC. Having powerful instruction functions, though may help for establishing the complicated control applications, but also may impose a heavy burden on those users of small type PLC's. For ease of use, FATEK PLC function instructions are divided into two groups, the Basic function group which includes 26 commonly used function instructions and 4 SFC instructions and the advanced function group which includes other more complicated function instructions, such as high-speed counters and interrupts. This will enable the beginners and the non-experienced users to get familiar with the basic function very quickly and to assist experienced users in finding what they need in the advanced set of function instructions.

The instructions attached with " $\star$ " symbol are basic functions which amounts to 26 function instructions and 4 SFC instructions. All the basic functions will be explained in next chapter. The details for the reset of functions please refer advanced manual.

- General Timer/Counter Function Instructions

| FUN <br> No. | Name | Operand | Derivative <br> Instruction | Function descriptions |
| :--- | :---: | :---: | :---: | :--- |
| $\star$ | T nnn | PV |  | General timer instructions ("nnn" range 0~255, total 256) |
| $\star$ | C nnn | PV |  | General counter instructions ("nnn" range 0~255, total 256) |
| $\star 7$ | UDCTR | CV,PV | DP | 16-Bit or 32-Bit up/down counter |

- Single Operand Function Instructions

| $\star 4$ | DIFU | D | P | To get the up differentiation of a D relay and store the result to D |
| :--- | :---: | :---: | :---: | :--- |
| $\star 5$ | DIFD | D | P | To get the down differentiation of a D relay and store the result to D |
| $\star 10$ | TOGG | D | P | Toggle the status of the D relay |

- Setting/Resetting

| $\star$ | SET | D | DP | Set all bits of register or a discrete point to 1 |
| :--- | :---: | :---: | :---: | :--- |
| $\star$ | RST | D | DP | Clear all bits of register or a discrete point to 0 |
| 114 | Z-WR | N | P | Zone set or clear |

- SFC Instructions

| $\star$ | STP | Snnn |  | STEP declaration |
| :--- | :---: | :---: | :--- | :--- |
| $\star$ | STPEND |  |  | End of the STEP program |
| $\star$ | TO | Snnn |  | STEP divergent instruction |
| $\star$ | FROM | Snnn |  | STEP convergent instruction |

- Mathematical Operation Instructions

| $\star 11$ | $(+)$ | Sa,Sb,D | DP | Perform addition of Sa and Sb and then store the result to D |
| :---: | :---: | :---: | :---: | :---: |
| $\star 12$ | (-) | Sa,Sb, D | DP | Perform subtraction of Sa and Sb and then store the result to D |
| $\star 13$ | (*) | Sa,Sb, D | DP | Perform multiplication of Sa and Sb and then store the result to D |
| $\star 14$ | ( ) | Sa,Sb, D | DP | Perform division of Sa and Sb and then store the result to D |
| $\star 15$ | $(+1)$ | D | DP | Adds 1 to the D value |
| $\star 16$ | (-1) | D | DP | Subtracts 1 from the D value |
| 23 | DIV48 | Sa,Sb,D | $P$ | Perform 48 bits division of Sa and Sb and then store the result to D |
| 24 | SUM | S,N,D | DP | Take the sum of the successive N values beginning from S and store it in D |
| 25 | MEAN | S,N,D | DP | Take the mean average of the successive N values beginning from S and store it in D |
| 26 | SQRT | S, D | DP | Take the square root of the $S$ value and store it in D |
| 27 | NEG | D | DP | Take the 2's complement (negative number) of the $D$ value and store it back in $D$ |
| 28 | ABS | D | DP | Take the absolute value of D and store it back in D |
| 29 | EXT | D | P | Take the 16 bit numerical value and extend it to 132 bit numerical value (value will not change) |
| 30 | PID | $\begin{gathered} \hline \text { TS,SR,OR, } \\ \text { PR,WR } \end{gathered}$ |  | PID operation |
| 31 | CRC | MD,S,N,D | P | CRC16 checksum calculation |
| 32 | ADCNV | PI,S,N,D |  | Offset and full scale conversion |


| $\begin{aligned} & \text { FUN } \\ & \text { No. } \end{aligned}$ | Name | Operand | Derivative Instruction | Function descriptions |
| :---: | :---: | :---: | :---: | :---: |
| 33 | LCNV | Md, S, Ts, D, L | P | Linear Conversion |
| 34 | MLC | $\begin{gathered} \text { Rs, SI, Tx }, \mathrm{Ty}, \mathrm{TI}, \\ \mathrm{D} \end{gathered}$ | $P$ | Multiple Linear Conversion |
| 200 | $\mathrm{I} \rightarrow \mathrm{F}$ | S, D | DP | Integer to floating point number conversion |
| 201 | $\mathrm{F} \rightarrow \mathrm{I}$ | S,D | DP | Floating point number to integer conversion |
| 202 | FADD | Sa,Sb,D | P | Addition of floating point number |
| 203 | FSUB | Sa, Sb, D | P | Subtraction of floating point number |
| 204 | FMUL | Sa,Sb,D | $P$ | Multiplication of floating point number |
| 205 | FDIV | Sa,Sb, D | P | Division of floating point number |
| 206 | FCMP | $\mathrm{Sa}, \mathrm{Sb}$ | P | Comparison of floating point number |
| 207 | FZCP | $\mathrm{Sa}, \mathrm{Sb}$ | P | Zone comparison of floating point number |
| 208 | FSQR | S, D | P | Square root of floating point number |
| 209 | FSIN | S, D | P | SIN trigonometric function |
| 210 | FCOS | S,D | P | COS trigonometric function |
| 211 | FTAN | S,D | P | TAN trigonometric function |
| 212 | FNEG | D | $P$ | Change sign of floating point number |
| 213 | FABS | D | $P$ | Take absolute value of floating point number |
| 214 | FLN | S, D | P | Floating point napierian logarithm |
| 215 | FEXP | S, D | P | Floating point exponential function |
| 216 | FLOG | S, D | P | Floating point logarithm |
| 217 | FPOW | Sy, Sx, D | P | Floating point power function |
| 218 | FASIN | S, D | P | Floating point arc sine function |
| 219 | FACOS | S, D | $P$ | Floating point arc cosine function |
| 220 | FATAN | S,D | P | Floating point arc tangent function |

- Logical Operation Instructions

| $\star 18$ | AND | $\mathrm{Sa}, \mathrm{Sb}, \mathrm{D}$ | DP | Perform logical AND for Sa and Sb and store the result to D |
| :--- | :---: | :---: | :---: | :--- |
| $\star 19$ | OR | $\mathrm{Sa}, \mathrm{Sb}, \mathrm{D}$ | DP | Perform logical OR for Sa and Sb and store the result to D |


| 35 | XOR | Sa,Sb,D | DP | Take the result of the Exclusive NOR logical operation made <br> between Sa and Sb , and store it in D |
| :---: | :---: | :---: | :---: | :--- |
| 36 | XNR | $\mathrm{Sa}, \mathrm{Sb}, \mathrm{D}$ | DP | Take the result of the Exclusive NOR logical operation made <br> between Sa and Sb, and store it in D |

- Comparison Instructions

| $\star 17$ | CMP | Sa,Sb | DP | Compare the data at Sa and data at Sb and output the result to <br> function outputs (FO0~FO2) |
| :---: | :---: | :---: | :---: | :--- |
| 37 | ZNCMP | $\mathrm{S}, \mathrm{Su}, \mathrm{SL}$ | DP | Compare S with the zones formed by the upper limit Su and lower <br> limit SL, and set the result to FO0~FO2 |

-In Line Comparison Instructions

| 170 | $=$ | $\mathrm{Sa}, \mathrm{Sb}$ | $\mathbf{D}$ | Equal to compare |
| :--- | :---: | :--- | :--- | :--- |
| 171 | $>$ | $\mathrm{Sa}, \mathrm{Sb}$ | $\mathbf{\square}$ | Greater than compare |
| 172 | $<$ | $\mathrm{Sa}, \mathrm{Sb}$ | $\mathbf{\square}$ | Less than compare |
| 173 | $<>$ | $\mathrm{Sa}, \mathrm{Sb}$ | D | Not equal to compare |
| 174 | $>=$ | $\mathrm{Sa}, \mathrm{Sb}$ | D | Greater than or equal to compare |
| 175 | $=<$ | $\mathrm{Sa}, \mathrm{Sb}$ | D | Less than or equal to compare |

- Data Movement Instructions

| FUN No. | Name | Operand | Derivative instruction | Function descriptions |
| :---: | :---: | :---: | :---: | :---: |
| $\star 8$ | MOV | S, D | DP | Transfer the W or DW data specified at S to D |
| $\star 9$ | MOV/ | S,D | DP | Invert the W or DW data specified at S, and then transfers the result to D |
| 40 | BITRD | S,N | DP | Read the status of the bits specified by $N$ within $S$, and send it to FOO |
| 41 | BITWR | D,N | DP | Write the INB input status into the bits specified by N within D |
| 42 | BITMV | S,Ns,D,Nd | DP | Write the status of bit specified by N within S into the bit specified by N within D |
| 43 | NBMV | S,Ns, D,Nd | DP | Write the Ns nibble within S to the Nd nibble within D |
| 44 | BYMV | S,Ns,D,Nd | DP | Write the byte specified by Ns within S to the byte specified by Nd within D |
| 45 | XCHG | Da, Db | DP | Exchange the values of Da and Db |
| 46 | SWAP | D | P | Swap the high-byte and low-byte of D |
| 47 | UNIT | S,N,D | $P$ | Take the nibble 0 (NBO) of the successive N words starting from S and combine the nibbles sequentially then store in D |
| 48 | DIST | S,N,D | P | De-compose the word into successive N nibbles starting from nibble 0 of S, and store them in the NBO of the successive N words starting from D |
| 49 | BUNIT | S,N,D | $P$ | Low byte of words re-unit |


| FUN <br> No. | Name | Operand | Derivative <br> instruction | Function descriptions |
| :---: | :--- | :---: | :---: | :--- |
| 50 | BDIST | S,N,D | P | Words split into multi-byte |
| 160 | RW-FR | Sa,Sb,Pr,L | DP | File register access |
| 161 | WR-MP | S, Bk,Os, <br> Pr,L,WR | P | Write memory pack |
| 162 | RD-MP | Bk,Os,Pr <br> L,D <br> PR,WR | P | Read memory pack |

- Shifting/Rotating Instructions

| $\star 6$ | BSHF | D | DP | Shift left or right 1 bit of D register |
| :---: | :---: | :---: | :---: | :--- |
| 51 | SHFL | D,N | D P | Shift left the $D$ register $N$ bits and move the last shifted out bits to <br> OTB. The empty bits will be replaced by INB input bit |
| 52 | SHFR | D,N | DP | Shift right the $D$ register $N$ bits and move the last shifted out bits to <br> OTB, The empty bits will be replaced by INB input bit |
| 53 | ROTL | D,N | DP | Rotate left the $D$ operand $N$ bits and move the last rotated out bits to <br> OTB |
| 54 | ROTR | D,N | DP | Rotate right the $D$ operand $N$ bits and move the last rotated out bits <br> to OTB |

- Code Conversion Instruction

| $\star 20$ | $\rightarrow \mathrm{BCD}$ | S, D | DP | Convert binary data of S into BCD data and store the result to D |
| :---: | :---: | :---: | :---: | :---: |
| $\star 21$ | $\rightarrow \mathrm{BIN}$ | S, D | DP | Convert BCD data of S into binary data and store the result to $D$ |
| 55 | $B \rightarrow G$ | S, D | DP | Binary to Gray code conversion |
| 56 | $G \rightarrow B$ | S, D | DP | Gray code to Binary conversion |
| 57 | DECOD | S,Ns,Nl, D | $P$ | Decode the binary data formed by NL bits starting from Ns bit within $S$, and store the result in the register starting from $D$ |
| 58 | ENCOD | S,Ns,Nl, D | $P$ | Encoding the NL bits starting from the Ns bit within S, and store the result in D |
| 59 | $\rightarrow 7 \mathrm{SG}$ | S,N,D | $P$ | Convert the $\mathrm{N}+1$ number of nibble data within S , into 7 segment code, then store in D |
| 60 | $\rightarrow$ ASC | S,D | P | Write the constant string S (max. 12 alpha-numeric or symbols) into the registers starting from $D$ |
| 61 | $\rightarrow$ SEC | S, D | $P$ | Convert the time data (hours, minutes, seconds) of the three successive registers starting from S into seconds data then store to D |
| 62 | $\rightarrow \mathrm{HMS}$ | S, D | P | Convert the seconds data of $S$ into time data (hours, minutes, seconds) and store the data in the three successive registers starting from D |
| 63 | $\rightarrow$ HEX | S,N,D | $P$ | Convert the successive N ASCII data starting from S into hexadecimal data and store them to $D$ |


| 64 | $\rightarrow A S C I I$ | S,N,D | $\mathbf{P}$ | Convert the successive $N$ hexadecimal data starting from S into <br> ASCII codes and store them to $D$ |
| :--- | :--- | :--- | :--- | :--- |

- Flow Control Instructions

| $\star 0$ | MC | N |  | The start of master control loop |
| :--- | :---: | :---: | :---: | :--- |
| $\star 1$ | MCE | N |  | The end of master control loop |
| $\star 2$ | SKP | N |  | The start of skip loop |
| $\star 3$ | SKPE | N |  | The end of skip loop |
|  | END |  |  | End of Program |
| 22 | BREAK |  | $\mathbf{P}$ | Exit from FOR-NEXT loop |
| 65 | LBL | $1 \sim 6$ <br> alphanumeric |  | Define the label with 1~6 alphanumeric characters |
| 66 | JMP | LBL | $\mathbf{P}$ | Jump to LBL label and continues the program execution |
| 67 | CALL | LBL | $\mathbf{P}$ | Call the sub-program begin with LBL label |
| 68 | RTS |  |  | Return to the calling main program from sub-program |
| 69 | RTI |  |  | Return to interrupted main program from sub-program |
| 70 | FOR | N |  | Define the starting point of the FOR Loop and the loop count N |
| 71 | NEXT |  |  | Define the end of FOR loop |

- I/O Function Instructions

| FUN <br> No. | Name | Operand | Derivative <br> instruction | Function descriptions |
| :---: | :---: | :---: | :---: | :--- |
| 74 | IMDIO | D,N | P | Update the I/O signal on the main unit immediately |
| 76 | TKEY | IN,D,KL | D | Convenient instruction for 10 numeric keys input |
| 77 | HKEY | IN,OT,D,KL | D | Convenient instruction for 16 keys input |
| 78 | DSW | IN,OT,D | D | Convenient instruction for digital switch input |
| 79 | 7 SGDL | S,OT,N | D | Convenient instruction for multiplexing 7-segment display |
| 80 | MUXI | IN,OT,N,D |  | Convenient instruction for multiplexing input instruction |
| 81 | PLSO | MD, Fr, PC <br> UY,DY,HO | D | Pulse output function (for bi-directional drive of step motor) |
| 82 | PWM | TO,TP,OT |  | Pulse width modulation output function |
| 83 | SPD | S,TI,D |  | Speed detection function |
| 84 | TDSP | S,Yn,Dn, <br> PT,IT,WS |  | 7/16-segment LED display control |
| 86 | TPCTL | Md,Yn,Sn,Zn, <br> SV,Os,PR <br> IR,DR,OR,WR |  | PID Temperature control |
| 139 | HSPWM | PW,OP,RS, <br> PN,OR,WR |  | High Speed PWM pulse output |

- Cumulative Timer Function Instructions

| 87 | T.01S | CV,PV |  | Cumulative timer using 0.01 S as the time base |
| :---: | :---: | :---: | :--- | :--- |
| 88 | T.1S | CV,PV |  | Cumulative timer using 0.1 S as the time base |
| 89 | T1S | CV,PV |  | Cumulative timer using 1 S as the time base |

- Watch Dog Timer Control Function Instructions

| 90 | WDT | N | $\mathbf{P}$ | Set the WDT timer time out time to N mS |
| :--- | :---: | :---: | :---: | :--- |
| 91 | RSWDT |  | $\mathbf{P}$ | Reset the WDT timer to 0 |

- High Speed Counter Control Function Instructions

| 92 | HSCTR | CN | DP | Read the current CV value of the hardware HSCs, HSCO~HSC3, or <br> HST on ASIC to the corresponding CV register in the PLC <br> respectively |
| :---: | :---: | :---: | :---: | :--- |
| 93 | HSCTW | S,CN,D | DP | Write the CV or PV register of HSCO $\sim$ HSC3 or HST in the PLC to <br> CV or PV register of the hardware HSC or HST on ASIC respectively |

- Report Function Instructions

| 94 | ASCWR | MD,S,Pt | P | Parse and generate the report message based on the ASCII <br> formatted data starting from the address S. Then report message will <br> send to port1 |
| :---: | :---: | :---: | :---: | :--- |

- Ramp Function Instructions

| FUN <br> No. | Name | Operand | Derivative <br> instruction | Function descriptions |
| :---: | :---: | :---: | :---: | :---: |
| 95 | RAMP | Tn,PV,SL, <br> SU,D | P | Ascending/Descending convenient instruction |
| 98 | RAMP2 | Om,Ta Td,Rt <br> Rc,WR |  | Tracking type ramp function for D/A output |

- Communication Function Instructions

| 150 | M-Bus | Pt, SR, WR | $\boldsymbol{P}$ | Modbus protocol communication |
| :---: | :---: | :---: | :---: | :--- |
| 151 | CLINK | PT, WD, SR, <br> WR | $\boldsymbol{P}$ | FATEK/Generic protocol communication |

- Table Function Instructions

| 100 | $\mathrm{R} \rightarrow \mathrm{T}$ | Rs,Td,L, Pr | DP | Store the Rs value into the location pointed by the Pr in Td |
| :---: | :---: | :---: | :---: | :---: |
| 101 | $\mathrm{T} \rightarrow \mathrm{R}$ | Ts,L, Pr,Rd | DP | Store the value at the location pointed by the Pr in Ts into Rd |
| 102 | $\mathrm{T} \rightarrow \mathrm{T}$ | Ts,Td, L, Pr | DP | Store the value at the location pointed by the Pr in Ts into the location pointed by the Pr in Td |
| 103 | BT_M | Ts, Td, L | DP | Copy the entire contents of Ts to Td |
| 104 | T_SWP | Ta, Tb, L | DP | Swap the entire contents of Ta and Tb |
| 105 | R-T_S | Rs,Ts,L, Pr | DP | Search the table Ts to find the location with data different or equal to the value of Rs. If found store the position value into the Pr |
| 106 | T-T_C | Ta,Tb,L,Pr | DP | Compare two tables Ta and Tb to search the entry with different or same value. If found store the position value into the Pr |
| 107 | T_FIL | Rs,Td,L | DP | Fill the table Td with Rs |
| 108 | T_SHF | $\begin{aligned} & \text { IW,Ts,Td, } \\ & \text { L,OW } \end{aligned}$ | DP | Store the result into Td after shift left or right one entry of table Ts. The shift out data is send to OW and the shift in data is from IW |
| 109 | T_ROT | Ts, Td, L | DP | Store the result into Td after shift left or right one entry of table Ts. |
| 110 | QUEUE | IW,QU,L, Pr,OW | DP | Push IW into QUEUE or get the data from the QUEUE to OW (FIFO) |
| 111 | STACK | $\begin{gathered} \text { IW,ST,L, } \\ \text { Pr,OW } \end{gathered}$ | DP | Push IW into STACK or get the data from the STACK to OW (LIFO) |
| 112 | BKCMP | Rs,Ts,L,D | DP | Compare the Rs value with the upper/lower limits of $L$, constructed by the table Ts, then store the comparison result of each pair into the relay designated by D (DRUM) |
| 113 | SORT | S,D,L | DP | Sorting the registers starting from S length L and store the sorted result to D |

- Matrix Instructions

| 120 | MAND | Ma,Mb,Md,L | $\mathbf{P}$ | Store the results of logic AND operation of Ma and Mb into Md |
| :---: | :---: | :---: | :---: | :--- |
| 121 | MOR | Ma,Mb,Md,L | $\mathbf{P}$ | Store the results of logic OR operation of Ma and Mb into Md |
| 122 | MXOR | Ma,Mb,Md,L | $\mathbf{P}$ | Store the results of logic Exclusive NOR operation of Ma and Mb into <br> Md |
| 123 | MXNR | Ma,Mb,Md,L | $\mathbf{P}$ | Store the results of logic Exclusive NOR operation of Ma and Mb into <br> Md |
| 124 | MINV | Ms,Md ,L | $\mathbf{P}$ | Store the results of inverse Ms into Md |
| 125 | MCMP | Ma,Mb,L Pr | $\mathbf{P}$ | Compare Ma and Mb to find the location with different value, then <br> store the location into Pr |
| 126 | MBRD | Ms,L,Pr | $\mathbf{P}$ | Read the bit status pointed by the Pr in Ms to the OTB output |
| 127 | MBWR | Md,L,Pr | $\mathbf{P}$ | Write the INB input status to the bits pointed by the Pr in Ms |
| 128 | MBSHF | Ms,Md,L | $\mathbf{P}$ | Store the results to Md after shift one bit of the Ms. Shifted out bit will <br> appear at OTB and the shift in bits comes from INB |
| 129 | MBROT | Ms,Md,L | $\mathbf{P}$ | Store the results to Md after rotate one bit of the Ms. Rotated out bit <br> will appear at OTB. |
| 130 | MBCNT | Ms,L,D | $\mathbf{P}$ | Calculate the total number of bits that are 0 or 1 in Ms, then store the <br> results into D |

- NC Positioning Instruction

| 140 | HSPSO | Ps,SR,WR |  | HSPSO instruction of NC positioning control |
| :---: | :---: | :---: | :---: | :--- |
| 141 | MPARA | Ps,SR |  | Parameter setting instruction of NC positioning control |
| 142 | PSOFF | Ps | P | Stop the pulse output of NC positioning control |
| 143 | PSCNV | Ps,D | P | Convert the Ps positions of NC positioning to mm, Inch or Deg |
| 147 | MHSPO | Gp,SR WR, |  | Multi-Axis high speed pulse output |
| 148 | MPG | Sc,Ps,Fo,Mr,W |  | Manual pulse generator for positioning |

- Disable/Enable Control of Interrupt or Peripheral

| 145 | EN | LBL | $\boldsymbol{P}$ | Enable HSC, HST, external INT or peripheral operation |
| :---: | :---: | :---: | :---: | :--- |
| 146 | DIS | LBL | $\boldsymbol{P}$ | Disable HSC, HST, external INT or peripheral operation |

## Chapter 4 Sequential Instructions

The sequential instructions of FBs-PLC shown in this chapter are also listed in section 3.1. Please refer to Chapter 1, "PLC Ladder diagram and the Coding rules of Mnemonic instruction", for the coding rules in applying those instructions. In this chapter, we only introduce the applicable operands, ranges and element characteristics, functionality.

### 4.1 Valid Operand of Sequential Instructions

| Operand | x | Y | M | SM | S | T | c | TR | OPEN | SHORT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \hline \text { x0 } \\ \text { । } \\ \text { x255 } \end{gathered}$ | $\begin{gathered} \hline \text { Yo } \\ \text { I } \\ \text { Y255 } \end{gathered}$ | $\begin{gathered} \text { M0 } \\ \text { । } \\ \text { M1911 } \end{gathered}$ | $\begin{gathered} \text { M1912 } \\ \text { । } \\ \text { M2001 } \end{gathered}$ | $\begin{gathered} \hline \text { so } \\ \text { । } \\ \text { s999 } \end{gathered}$ | $\begin{gathered} \text { T0 } \\ \text { । } \\ \text { T255 } \end{gathered}$ | $\begin{gathered} \mathrm{C} 0 \\ \text { I } \\ \mathrm{C} 255 \end{gathered}$ | $\begin{gathered} \hline \text { TRO } \\ \text { I } \\ \text { TR39 } \end{gathered}$ | - | - |
| ORG | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |
| ORG NOT | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |
| ORG TU | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O** | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |
| ORG TD | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O* | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |
| LD | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| LD NOT | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |
| LD TU | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O* | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |
| LD TD | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O* | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |
| AND | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |
| AND NOT | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |
| AND TU | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O* | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |
| AND TD | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O* | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |
| OR | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |
| OR NOT | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |
| OR TU | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O* | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |
| OR TD | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O* | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |
| OUT |  | $\bigcirc$ | $\bigcirc$ | O* | $\bigcirc$ |  |  | $\bigcirc$ |  |  |
| OUT NOT |  | $\bigcirc$ | $\bigcirc$ | O* | $\bigcirc$ |  |  |  |  |  |
| OUT L |  | $\bigcirc$ |  |  |  |  |  |  |  |  |
| ANDLD |  |  |  |  |  | - |  |  |  |  |
| ORLD |  |  |  |  |  | - |  |  |  |  |
| TU |  |  |  |  |  | - |  |  |  |  |
| TD |  |  |  |  |  | - |  |  |  |  |
| NOT |  |  |  |  |  | - |  |  |  |  |
| OUTS |  | $\bigcirc$ | $\bigcirc$ | O* | $\bigcirc$ |  |  |  |  |  |
| OUTR |  | $\bigcirc$ | $\bigcirc$ | O* | $\bigcirc$ |  |  |  |  |  |

※For the relays marked with a ' $V$ ' symbol in the special relay table (please refer to section 2.3 ) is write prohibited. In addition, TU and TD contacts are not supported for those relays as well. The operands marked with a '*‘ symbol in the table shown above should exclude those special relays.

### 4.2 Element Description

### 4.2.1 Characteristics of $A, B, T U$ and TD Contacts

Input X0 from the input terminal block

- A contact Element status
- B contact Element status
- TU contact Element status
- TD contact Element status


The waveform shown above reveals the function of $\mathrm{A}, \mathrm{B}, \mathrm{TU}$ and TD elements by exercising the external input X0 form OFF to ON then OFF.

- TU (Transition Up): This is the "Transition Up Contact". Only a rising edge ( $0 \rightarrow 1$ ) of the referenced signal will turn on this element for one scan time.

■ TD (Transition Down): This is the "Transition Down Contact". Only a falling edge $(1 \rightarrow 0)$ of the referenced signal will turn on this element for one scan time.

■ TU and TD contact will work normally as described above if the change of the status of the valid referenced operands listed in the "Valid Range of the Operand of Sequential instructions" table are not driven by the function instructions.

Remark: For TU(TD) elements which operand is of relay will turn on after the first time the corresponding relay get driven from 0 to $1(1$ to 0$)$. When the next time the corresponding relay get driven from 1 to $1(0$ to 0$)$ the TD(TU) element will turn OFF. Care should be taken while there is a multiple coil usage situation existed in the ladder program. This situation can be best illustrated at below. In the waveform we can see YO TU element only turn on between (b) and (e) time which only the YO TU elements existed between rung 1 and rung 2 can detect the YO rising edge, while other YO TU elements out side these two ladder rungs will never aware the occurrence of the rising edge. For the relays do not have the multiple coil usage in ladder program, The ON status of corresponding TU or TD element can be sustained for one scan time, but for relays which contrary to above, the turn on time will shorter than 1 scan time as illustrated at below.

| Ladder Diagram | Mnemonic code |
| :---: | :---: |
|  |  |



A : The internal accumulator of PLC

- Besides the TU/TD instructions which can detect the status change of reference operand, FBs-PLC also provides the instructions to detect the change of node status (power flow). For details please refer the descriptions of FUN4 (DIFU) and FUN5 (DIFD) instructions.


### 4.2.2 OPEN and SHORT Contact

The status of OPEN and SHORT contact are fixed and can't be changed by any ladder instructions. Those two contacts are mainly used in the places of the Ladder Diagram where fixed contact statuses are required, such as the place where the input of an application instruction is used to select the mode. The sample program shown below gives an example of configuring an Up/Down counter (UDCTR) to an Up counter by using the SHORT contact.

| X0 | 7.UDCTR |  |
| :---: | :---: | :---: |
| -PSU | CV : R 0 | -CUP- |
| U/D | PV: R 10 |  |
| $\stackrel{\mathrm{X} 1}{\mid} \mathrm{CLR}$ |  |  |


| ORG | $X$ | 0 |
| :--- | ---: | ---: |
| LD | SHORT |  |
| LD | X | 1 |
| FUN | 7 |  |
|  | CV: R | 0 |
|  | PV: R | 10 |

FUN7 is the UDCTR function. While rising edge of CK input occur, FUN7 will count up if the U/D status is 1 or count down if the U/D status is 0 . The example shown above, U/D status is fixed at 1 since $U / D$ is directly connected from the origin-line to a SHORT contact, therefore FUN7 becomes an Up counter. On the contrary, if the U/D input of FUN7 is connected with an OPEN contact from the origin-line, the FUN7 becomes a DOWN counter.


### 4.2.3 Output Coil and Inverse Output Coil

Output Coil writes the node status into an operand specified by the coil instruction. Invert Output Coil writes the complement status of node status into an operand specified by the coil instruction. The characteristics depicts at below.


The coil element can be categorized into two types, namely Retentive and Non Retentive. For example, M0~M799 can be specified as the Retentive coils and M800~M1399 can be specified as the Non Retentive coils. One way to categorize the relay type is to divide the relays into groups. Though this method is simple but for the most applications the coils needed to be retentive may be in a random order. FBs-PLC allows user to set the retentive status of coil individually. When input the program with mnemonics instructions, if put an "L" after the OUT instruction can declare this specific relay as retentive output. This can be shown in the diagram below.


| ORG |  | $X$ | 0 |
| :--- | ---: | ---: | ---: |
| OR |  | $Y$ | 0 |
| AND | NOT | $X$ | 1 |
| OUT | L | $Y$ | 0 |

From the above example, if turn the X0 "ON" then "OFF", Y0 will keep at "ON". When change the PLC state from RUN to STOP then RUN or turn the power off then on, the YO still keep at ON state. But if use the OUT Y0 instruction instead of the OUT L YO , Y0 status will be OFF.

### 4.2.5 Set Coil and Reset Coil

Set Coil writes 1 into an operand specified. Reset Coil writes 0 into an operand specified. The characteristics depicts at below.


ORG X0
OUTS YO
ORG X1
OUTR YO


### 4.3 Node Operation Instructions

A node is the connection between elements in a ladder diagram consisting of sequential instruction elements (please refer to Section 1.2). There are four instructions dedicated for node status operation in FBs-PLC. The two instructions, "OUT TR" and "LD TR", have been discussed in Section 1.6 of this manual. Using the diagram below, the three node operation instructions NOT, TU and TD, are illustrated.



## Chapter 5 Description of Function Instructions

### 5.1 The Format of Function Instructions

In this chapter we will introduce the function instructions of FBs-PLC in details. All the explanations for each function will be divided into four parts including input control, instruction number/name, operand and function output. If use the FP-08 to input the mnemonic instruction, except for the T, C, SET, RST and SFC instructions that can be entered directly by pressing a single key stroke on FP-08, other function instructions must be entered by key in the instruction number rather than the instruction name. An example is shown in below.

| Ladder Diagram |  | FP-08 Mnemonic code |
| :---: | :---: | :---: |
| Example 1: Single input instruction |  |  |
| Operation control -EN $\left[\begin{array}{l}15 \\ (+1)\end{array}\right.$ | $\mathrm{R} \quad 0-\mathrm{CY}-\mathrm{Carry}(\mathrm{FO} 0)$ | FUN $\begin{array}{rr} & 15 \\ \text { D: } & \mathrm{R}\end{array} \mathbf{0}$ |
| Example 2: Multiple input instruction |  |  |
|  | CUP—Count-Up(FOO) | $\begin{array}{cc} \text { FUN } & 7 \\ \hline \mathrm{CV}: & \mathrm{R} \\ \hline \mathrm{PV}: & 0 \\ \hline \end{array}$ |

Remark : The words inside the hollow box in mnemonic code field are the prompting message from FP-08 such as D: $\mathrm{CV}:$, and Pr: and are not entered by the user.

### 5.1.1 Input Control

Except for the seven function instructions that do not have input control, the number of the input control of other FBs-PLC function instructions can be ranged from one to four. Execution of the instructions and operations is dependent on the input control signal or the combinations of the several input control signals. The ladder programming software for FACON PLC - WinProladder can help user to complete the complex design and document works. In the ladder program window we can see all the function instructions were displayed by blocks surrounded with abbreviated words for ease of comprehension, include inputs, outs, function name, and parameter names. As shown in example 2 above, the first input mark "PSU" indicates when the "PSU" input changes from 0 to 1 (rising edge) the counter will be increased or decreased by 1 (depending on the "U/D" status). The second input mark "U/D" with a status of 1 represents the word above slash ("U") and the status 0 represents the word under slash ("D"), that is second input "U/D" states $=1$, the counter will be increased by 1 when "PSU" input from 0 to 1 , and when " $U / D "=0$, the counter will be decreased by 1 . The third input mark "CLR" indicates when this input is 1 , the counter will be cleared to 0 . Chapter 7 give the descriptions of input control of each function instruction.

Remark: There are total of seven instructions whose input control should be directly connected to the origin-line those are MCE, SKPE, LBL, RTS, RTI, FOR, and NEXT. Please refer to chapter 6 and 7 for more detailed explanations.

All input controls of the function instructions should be connected by the corresponding elements, otherwise a syntax error will occur. As shown in example 3 below, the function instruction FUN7 has three inputs and three elements before FUN7. ORG X0, LD X1 and LD X2 corresponds to the first input PSU, second input U/D and third input CLR.

Example 3:

| Ladder Diagram | FP-08 Mnemonic code |
| :---: | :---: |
|  |  |

### 5.1.2 Instruction Number and Derivative Instructions

As mentioned before, except for the nine instructions that can be entered using the dedicated keys on the keyboard, other function instructions must be entered using the "instruction number". Follow the instruction number there are postfixes $\mathbb{D}$, $\mathrm{P}, \mathrm{D} \mathbb{C}$ can be added which can derive three additional function instructions.

D: Indicates a Double Word (32-bit). The 16 -bit word is the basic unit of the registers in FBs-PLC. The data length of R, T and $C$ (except C200~C255) registers are 16-bit. If a register with 32-bit data length is required, then it is necessary to combine two consecutive 16-bit registers together such as R1-R0, R3-R2 etc. and those registers are represented by prefix a D letter before register name such as DR0 represents R1-R0 and DR2 represents R3-R2. If you enter DR0 or DWY8 in the monitor mode of FP-08, then a 32-bit long value (R1-R0 or WY24-WY8) will be displayed.


Remark: In order to differentiate between 16 -bit and 32 -bit instructions while using the ladder diagram and mnemonic code, we add the postfix letter D after the "Instruction number" to represent 32-bit instructions and the size of their operand are 32-bit as shown in example 4 on P.6-6. The instruction FUN 11D has a postfix letter $D$, therefore the source and destination operands need to prefix a letter $D$ as well, such as the augend $\mathrm{Sa}: \mathrm{RO}$ is actually $\mathrm{Sa}=\mathrm{DR} 0=\mathrm{R} 1-\mathrm{R} 0$ and $\mathrm{Sb}=\mathrm{DR} 2=\mathrm{R} 3-\mathrm{R} 2$. Please also pay special attention to the length of the other operands except source and destination are only one word whether 16-bit or 32-bit instructions are used.

P: indicates the pulse mode instruction. The instruction will be executed when the status of input control changes from 0 to1 (rising edge). As shown in example 1, if a postfix letter $P$ is added to the instruction (FUN 15P), the instruction FUN 15P will only be executed when the status of input control signal changes from 0 to 1 . The execution of the instruction is in level mode if it does not have a P postfix, this means the instruction will be executed for every scan until the status of input control changes from 1 to 0 . In this operation manual, an example of the operation statement of a function instruction is shown below.

```
- When the operation control "EN" =1 or (P instruction) from 0->1, .......
```

The first one indicates the execution requirement for non-P instruction (level mode) and the second one indicates the execution requirement for $\boldsymbol{P}$ instruction (pulse mode). The following waveform shows the result (R0) of FUN15 and FUN15P under the same input condition.


D P: Indicates the instruction is a 32-bit instruction operating with pulse mode.
Remark: $\mathbf{P}$ instruction is much more time saving than level instruction in program scanning, So user should use $\mathbf{P}$ instruction as much as possible.

### 5.1.3 Operand

The operand is used for data reference and storage. The data of source (S) operand are only for reference and will not be changed with the execution of the instruction. The destination (D) operand is used to store the result of operation and its data may be changed after the execution of the instruction. The following table illustrates the names and functions of FATEK PLC function instruction's operands and types of contacts, coils, or registers that can be used as an operand.

- The names and functions of the major operands:

| Abbreviation | Name | Descriptions |
| :---: | :--- | :--- |
| S | Source | The data of source (S) operand are only for reading and reference and will not be <br> changed with the execution of the instruction. If there are more than one source <br> operands, each operand will be identified by the footnote such as Sa and Sb. |
| D | Destination | The destination (D) operand is used to store the result of operation. The original data <br> will be changed after operation. Only the coils and registers which are not write <br> prohibited can be the destination operand. |
| L | Length | Number |
| Indicates the data size or the length of the table, usually are constants. |  |  |
| Pr | Pointer | A constant most often used as numbers and times. If there are more than one <br> constant, each constant will be identified by the footnotes such as Na, Nb, Ns, Nd, <br> etc.. |
| CV | Current value | Used to point to a specific a block of data or a specific data or register in a table. <br> Generally the Pr value can be varied, therefore cannot be constant or input register. |
| PV | Set value | Used in T and C instructions for reference and comparison |

Besides the major operands mentioned above, there are other operands which are used for certain special purposes such as the operand Fr for frequency, ST for stack, QU for Queue etc.. Please refer to the instruction descriptions for more details.

- The types of the operand and their range: The types of operand for the function instructions are discrete, register and constant.
a) Discrete operand :

There are total five function instructions that reference the discrete operand, namely SET, RST, DIFU, DIFD and TOGG. Those five instructions can only be used for operations of $\mathrm{Y} \triangle \triangle \triangle$ (external output), $M \triangle \triangle \triangle \triangle$ (internal and special) and $\mathrm{S} \triangle \triangle \triangle$ (step) relays. The table shown below indicates the operands and ranges of the five function instructions.

| Range | Y | M | SM | S |
| :---: | :---: | :---: | :---: | :---: |
|  | Y0 | M0 | M1912 | S0 |
| Ope- | I | I | I | I |
| rand | Y255 | M1911 | M2001 | S999 |
| D | $\bigcirc$ | O | O* | $\bigcirc$ |

Symbol "O" indicates the D (Destination operand) can use this type of coils as operands. The "*" sign above the "O" shown in SM column indicates that should exclude the write prohibited relays as operands. Please refer to page 2-3 for introduction of the special relays.
b) Register operand:

The major operand for function instructions is register operand. There are two types of register operands: the native registers which already is of Words or Double Words data such as R,T, C. The other is derivative registers (WX, WY, WM, WS) which are formed by discrete bits. The types of registers that can be used as
instruction operands and their ranges are all listed in the following table:

| Range | WX | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ope- <br> rand | $\begin{array}{\|c} \hline \text { WX0 } \\ \text { । } \\ w \times 240 \end{array}$ |  | WM0 $\mid$ WM1896 | WSO WS984 | $\begin{gathered} \text { T0 } \\ \text { \| } \\ \text { T255 } \end{gathered}$ | $\begin{gathered} \mathrm{C} 0 \\ \text { । } \\ \mathrm{C} 255 \end{gathered}$ | $\begin{gathered} \mathrm{R} 0 \\ \text { । } \\ \mathrm{R} 3839 \end{gathered}$ | $\begin{array}{\|c} \text { R3840 } \\ \text { 1 } \\ \text { R3903 } \end{array}$ | $\begin{array}{\|c} \hline \text { R3904 } \\ \text { \| } \\ \text { R3967 } \end{array}$ | R3968 <br> R4167 | $\begin{array}{\|c} \mathrm{R} 5000 \\ \text { \| } \\ \mathrm{R} 8071 \end{array}$ | $\begin{array}{\|c\|} \hline \text { D0 } \\ \text { । } \\ \text { D4095 } \end{array}$ | $\begin{aligned} & \text { 16/32-bit } \\ & \text { +/- number } \end{aligned}$ | $\begin{gathered} \text { V, Z } \\ \text { P0~P9 } \end{gathered}$ |
| S | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ * | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| D |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ * | $\bigcirc$ * | $\bigcirc$ |  | $\bigcirc$ |
| : |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

The " $\bigcirc$ " symbol in the table indicates can apply this kind of data as operand. The " $\bigcirc$ *" symbol indicates can apply this kind of data except the write prohibited registers as operand. To learn more about write prohibited registers please refer to page 2-8 for introduction of the special register.

When R5000~R8071 are not set to be read only registers, can used as normal registers (read, and write)
Remark 1: The registers with a prefix $W$, such as $W X, W Y, W M$ and $W S$ are formed by 16 bits. For example, $W X 0$ means the register is formed by XO (bit 0 ) $\sim \mathrm{X} 15$ (bit 15). WY144 means the register is formed by Y 144 (bit 0 ) -Y 159 (bit 15). Please note that the discrete number must be the multiple of 8 such as $0,8,16,24 \ldots$.

Remark 2: The last register (Word) in a table can not be represented as a 32-bit operand in the function because 2 Words are required for a 32-bit operand.

Remark 3: TMR (T0~T255) and CTR (C0~C255) are the registers of timers and counters respectively. Although they can be used as general registers, they also complicate the systems and make debugging more difficult. Therefore you should avoid writing anything into the TMR or CTR registers.

Remark 4: T0~T255 and C0~C199 are 16-bit register. But C200~C255 are 32-bit register, therefore can't be used as 16 -bit operands.

Remark 5: Apart from being directly appointed by register's number (address) as the foregoing discussions, the register's operand in the range of R0~R8071 can be combined with pointer register V, Z or P0~P9 to make indirect addressing. Please refer to the example in the next section (Section 5.2) for the description of using pointer register (XR) to make indirect addressing.
c) Constant operands :

The range of 16 -bit constant is between -32768~32767. The range of 32 -bit constant is between $-2147483648 \sim 2147483647$. The constant for several function instructions can only be a positive constant. The range of 16 -bit and 32 -bit constants are listed in the table shown below.

| Classification | Range |
| :--- | :---: |
| 16-bit signed number | $-32768 \sim 32767$ |
| 16-bit un-signed number | $0 \sim 32767$ |
| 32-bit signed number | $-2147483648 \sim 2147483647$ |
| 32-bit un-signed number | $0 \sim 2147483647$ |
| 16/32-bit signed number | $-32768 \sim 32767$ or |
|  | $-2147483648 \sim 2147483647$ |
| 16/32-bit un-signed number | $0 \sim 32767$ or |
|  | $0 \sim 2147483647$ |

It is possible that the length and size of a specific operand, such as L , bit size, N etc..., are different, and the differences are all directly marked at the operand column. Please refer to the explanations of function instructions.

### 5.1.4 Functions Output (FO)

The "Function Output" (FO) is used to indicate the operation result of the function instruction. Like control input, each function outputs shown in the screen of programming software are all attached with a word which comes from the abbreviation of the output functionality. Such as CY derived from CarrY. The maximum number of function outputs is 4 and those are denoted as FO0, FO1, FO2, FO3 respectively. The FO status must be taken out by FO instruction (there is a FO special key on FP-08 program writing device). The unused FO may be left without connecting to any elements, such as FO1 (CY) shown in Example 4 below.

Example 4 :


When M1919=0, the FO status will only be updated if the instruction is executed. It will keep the same status until a new FO status is generated after the instruction is executed again (memory keeping).

When M1919=1, the FO status will be reset to 0 (no memory keeping) if the instruction is not executed.

### 5.2 Use Index Register(XR) for Indirect Addressing

In the FBs-PLC function instructions, there are some operands that can be combined with pointer register ( $\mathrm{V}, \mathrm{Z}, ~ \mathrm{P} 0 \sim \mathrm{P} 9$ ) to make indirect addressing (will be shown in the operand table if it applicable). However, only the registers in the range $R 0 \sim$ R8071 can be combined with an pointer register to perform indirect addressing (other operands such as discrete, constant and D0~D3071 cannot be used for indirect addressing).

There are twelve pointer registers XR (V, Z, P0~P9). The V register in fact is the R4164 of special registers (R3840~ R4167), the $Z$ register is the R4165 and the P0~P9 register is the (D4080~D4089). The actual addressed register by index addressing is just offset the original operand with the content of the index register.


As shown in the above diagram, you only need to change the V value to change the operand address. After combining the index addressing with the FBs-PLC function instructions, a powerful and highly efficient control application can be achieved by using very simple instructions. Using the program shown in the diagram below as an example, you only need to use a block move instruction (BT_M) to achieve a dynamic block data display, such as a parking management system.

Index Register(P0~P9) Introduction
In indirect addressing application, Rxxxx register can combine $V, Z$ \& P0~P9 for index addressing; Dxxxx register can't combine $\mathrm{V}, ~ \mathrm{Z}$ for index addressing, but $\mathrm{P} 0 \sim \mathrm{P} 9$ are allowed.

When $\mathrm{V}, \mathrm{Z}$ index register being combined with the Rxxxx register,
for example, R0 with $V, ~ Z$, the instruction format is R0V(where $V=100$, it means $R 100$ ) or $R 0 Z$ (where $Z=500$, it means R500); when P0~P9 index register being combined with the Rxxxx register, the instruction format is RPn ( $n=0 \sim 9$ ) or RPmPn ( $m, n=0 \sim 9$ ), for example RP5 (where P5=100, it means R100) or RPOP1(where P0 $=100, P 1=50$, it means150).

When P0~P9 index register being combined with the Dxxxx register, the instruction format is DPn ( $\mathrm{n}=0 \sim 9$ ) or DPmPn ( $m, n=0 \sim 9$ ), for example DP3 (where P3=10, it means D10) or DP4P5 (where P4=100, P5=1, it means D101).

It can combine both P0~P9 index register, for example P2=20, P3=30, when Rxxxx or Dxxxx register combines both index register, RP2P3 will point to R50, DP2P3 will point to D50, it means the summation of both index register for indirect addressing.


1. Index register P2=100 while power up or first run.
2. When X 23 changes from $0 \rightarrow 1$, FUN103 will perform the table movement, the source starts from R100 (P2=100), the destination starts from R2000, the amount is 4. Coping the content of R100~R103 for R2000~R2003 at first execution, coping the content of R104~R107 for R2000~R2003 at second execution...
3. Increasing the P2 index register by 4 to point to next 4

## Indirect addressing program example

| Ladder Diagram | Mnemonic Codes |
| :---: | :---: |
| . EN103.BT_M <br> Ts : R100 <br> Td $:$ R2000 <br> L: 4 | ORG SHORT <br> FUN 103 <br> Ts : R100V <br> Td : R2000 <br> L: 4 |



Description Suppose that there are 100 resident parking spaces available in a parking management system for community residents. Each resident has a set of basic information including name, telephone number, number plate and parking number, that occupy four consecutive PLC registers as shown in the above diagram. A total of 400 registers (R100~R499) are occupied. Each resident is given a card with a unique card number (the number is 0 for resident 1,4 for resident 2 etc.. ) for the sensing pass of the main entrance and parking lot. The card number will be sensed by the PLC and stored into the pointer register " $V$ ". The attendant's monitor (LCD or CRT) will only display the data grasped by R2001~R2003 in the PLC. For example, the card of residence 2 with the card number 4 is sensed, then the register $\mathrm{V}=4$ and the PLC will immediately move the data in R104~R107 to the temporary display storage area (R2000~ R2003). Hence, the attendant's monitor can display the data of residence 2 as soon as its card is sensed.

## Warning

1. Although using pointer register for indirect addressing application is powerful and flexible, but changing the V and Z values freely and carelessly may cause great damages with erroneous writing to the normal data areas. The user should take special caution during operation.
2. In the data register range that can be used for indirect addressing application (R0~R8071), the 328 registers R3840~R4167 (i.e. IR, OR and SR) are important registers reserved for system or I/O usage. Writing at-will to these registers may cause system or I/O errors and may result in a major disaster. Due to the fact that users may not easily detect or control the flexible register address changes made by the V and Z values, FBs-PLC will automatically check if the destination address is in the R3840~R4067 range. If it is, the write operation will not be executed and the M1969 flag "Illegal write of Indirect addressing" will be set as 1. In case it is necessary to write to the registers R3840~R4067, please use the direct addressing.

### 5.3 Numbering System

### 5.3.1 Binary Code and Related Terminologies

Binary is the basic numbering system of digital computer. Since the PLC operates with discrete ON/OFF values, it is natural to use binary codes. The following terminologies should be fully understood before go to further topic of numbering system.

- Bit: (Abbreviated as B, such as B0, B1, and so on) It is the most basic unit of binary value. The status of bit is either " 1 " or " 0 ".
- Nibble: (Abbreviated as NB, such as NB0, NB1, and so on) It is formed by four consecutive bits (e.g. B3~B0) and can be used to represent a decimal number $0 \sim 9$ or a hexadecimal number $0 \sim \mathrm{~F}$.
- Byte: (Abbreviated as BY, such as BYO, BY1, and so on) It is formed by two consecutive nibbles (or 8 bits, such as $B 7 \sim B 0$ ) and can be used to represent a 2-digit hexadecimal number 00~FF.
- Word: (Abbreviated as W, such as W0, W1, and so on) It is formed by two consecutive bytes (or 16 bits, such as B15 $\sim$ BO) and can be used to represent a 4-digit hexadecimal number 0000~FFFF.
- Double Word: (Abbreviated as DW, such as DW0, DW1, and so on) It is formed by two consecutive words (or 32 bits, such as B31~B0) and can be used to represent an 8-digit hexadecimal number $00000000 \sim$ FFFFFFFF.

- Floating Point Number: It is also formed by two consecutive words. The Floating Point Number can expressed the maximum range is $\pm\left(1.8^{\star} 10^{-38} \sim 3.4^{\star} 10^{38}\right)$. For the details, Please refer to section 5.3.6 for explanation.


### 5.3.2 The Coding of Numeric Numbers for FBs-PLC

FBs-PLC use the binary numbering system for its internal operations that is the data of external BCD inputs must be converted to binary number before the PLC can process. As we know the binary code is very difficult to read and input to the PLC for human, therefore FP-08 and WinProladder use the decimal unit or hexadecimal unit to input or to display the data. But in reality, all the operations taking place in the PLC are performed with binary code.

Remark: If you input or display the data without going through the FP-08 or WinProladder (For instance, input data into or take out data from PLC through the I/O terminals using thumb wheel switch or seven segment display), then you have to use the Ladder program to perform the Decimal to Binary conversion. This enables you to input and display data without using the FP-08 and WinProladder. Please refer to FUN2O(BIN $\rightarrow$ BCD) and FUN21(BCD $\rightarrow$ BIN).

### 5.3.3 Range of Numeric Value

As we have mentioned before that FBs-PLC uses binary numbers for its internal operations. 16-bit,32-bit and Floating Point Number are three different numeric data of FBs-PLC. The ranges of the three numeric values are shown below.

| 16-bit | $-32768 \sim 32767$ |
| :---: | :---: |
| 32-bit | $-2147483648 \sim 2147483647$ |
| Floating point number | $\pm\left(1.8 \star 10^{-38} \sim 3.4 \star 10^{38}\right)$ |

### 5.3.4 Representation of Numeric Value (Beginners can skip this section)

The representation and specification of 16 -bit and 32 -bit numeric values are provided below to enable the user to further understand the numeric value operation for more complicated applications.

The most significant bits MSB of 16-bits and 32 -bits (B15 for 16-bit and B31 for 32 -bit) are used to identify positive and negative numbers ( 0 : positive and 1: negative). The remaining bits ( $B 14 \sim B 0$ or $B 30 \sim B 0$ ) represent the magnitude of the number. The following example uses 16 -bit for further explanations. Please note that everything also applies to 32 -bit numbers and the only difference is the length.


In the above example, regardless of its size (16-bit or 32-bit), and starting with the least significant bit LSB (B0). B0 is 1, $B 1$ is $2, B 2$ is $4, B 3$ is 8 , and so on. The number represented by the neighboring left bit will double its value $(1,2,4,8,16$, and so on) and the value is the sum of the numbers represented by the bits that are equal to 1 .

### 5.3.5 Representation of Negative Number (Beginners should skip this section)

As prior discussion, when the MSB is 1 , the number will be a negative number. The FBs-PLC negative numbers are represented by 2'S Complement, i.e. to invert all the bits ( $\mathrm{B} 15 \sim \mathrm{~B} 0$ or $\mathrm{B} 31 \sim \mathrm{BO}$ ) of its equivalent positive number (The so-called 1'S Complement is to change the bits equal 1 to 0 and the bits equal 0 to 1 ) then add 1 . In the above example, the positive number is 12345 . The calculation of its 2 'S Complement (i.e. -12345 ) is described below:


### 5.3.6 Representation of Floating Point Number (Beginners should skip this section)

The format of floating point number of FATEK-PLC follows the IEEE-754 standard, which use a double word for storage and can be expressed as follow:
floating point number $=$ sign + Exponent + Mantissa

| Sign | Exponent | Mantissa |
| :---: | :---: | :---: |
| $\mathrm{b}_{31}$ | $\mathrm{~b}_{30} \sim \mathrm{~b}_{23}$ | $\mathrm{~b}_{22} \sim \mathrm{~b}_{0}$ |
| 1 bit | 8 bits | 23 bits |

A If the sign bit is 0 the number is positive, if the sign bit is 1 the number is negative.
A The exponent is denoted as 8 -bit excess 127.
A The mantissa is 23 -bit with radix 2 . A normalized mantissa always starts with a bit 1 , followed by the radix point, followed by the rest of the mantissa. The leading bit 1 , which is always present in a normalized mantissa, is implicit and is not represented.

- The Conversion rule of Integer to floating is :

$$
N=(-1)^{S} * 2^{(E-127)} *(1 . M) \quad 0<E<255
$$

For example :

$$
\text { (1). } 1=(-1)^{0} * 2^{(01111111) ~ *}(1.000 \cdots \cdots \cdots 0)
$$

The sign is represented by 0 , the exponent's code in excess 127 is $127=01111111$, and the significant bit is 1 , resulting in the mantissa being all O's. The simple precision IEEE 754 representation of 1 , is thus :

$$
\operatorname{Code}(1)=\begin{array}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 \cdots \cdots \cdots \cdots \cdots & 0 & 0 \\
\hline \mathrm{~s} & \mathrm{e} & \mathrm{e} & \mathrm{e} & \mathrm{e} & \mathrm{e} & \mathrm{e} & \mathrm{e} & \mathrm{e} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} \cdots \cdots \cdots & \mathrm{~m} & \mathrm{~m} \\
\mathrm{~m} \\
\hline
\end{array}
$$

$$
=3 F 800000 \mathrm{H}
$$

(2). $0.5=(-1)^{0} * 2^{(01111110)} *(1.000 \cdots \cdots \cdots 0)$

The sign is represented by 0 , the exponent's code in excess 127 is $126-127=01111110$, and the significant bit is 1 , resulting in the mantissa being all O's. The simple precision IEEE 754 representation of 0.5 , is thus :

$$
\operatorname{Code}(0.5)=\begin{array}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \cdots \cdots \cdots \cdots \cdots & 0 & 0 \\
\hline \mathrm{~s} & \mathrm{e} & \mathrm{e} & \mathrm{e} & \mathrm{e} & \mathrm{e} & \mathrm{e} & \mathrm{e} & \mathrm{e} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} \cdots \cdots \cdots & \mathrm{~m} & \mathrm{~m} \\
\hline
\end{array}
$$

$$
=3 \mathrm{~F} 000000 \mathrm{H}
$$

(3). $-500.125=(-1)^{1} * 2^{(10000111)} *(1.11110100001000000000000)$

The sign is represented by 1 , the exponent's code in excess 127 is $135-127=10000111$, and the significant bit is 1 , resulting in the mantissa is 11110100001000000000000 . The simple precision IEEE 754 representation of -500.125 , is thus :

$$
\begin{aligned}
\operatorname{Code}(-500.125)= & \begin{array}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 00 & \cdots \\
\mathrm{~s} & \mathrm{e} & \mathrm{e} & \mathrm{e} & \mathrm{e} & \mathrm{e} & \mathrm{e} & \mathrm{e} & \mathrm{e} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} & \mathrm{~m} & \mathrm{~mm} & \cdots \cdots \mathrm{~m} \\
\mathrm{~m} & \mathrm{~m} \\
\hline
\end{array} \\
& \text { C3FA1000H }
\end{aligned}
$$

### 5.4 Overflow and Underflow of Increment (+1) or Decrement ( -1 ) (Beginners should skip this section)

The maximum positive value that can be represented by 16 -bit and 32 -bit operands are 32767 and 2147483647 , respectively. While the minimum negative values that can be represented by 16 -bit and 32 -bit operands are -32768 and -2147483648 , respectively. When increase or decrease an operand (e.g. when Up/Down Count of a counter or the register value is +1 or -1 ), and the result exceeds the value of the positive limit of the operand, then "Overflow" (OVF) occurs. This will cause the value to cycle to its negative limit (e.g. add 1 to the 16 -bit positive limit 32767 will change it to -32768 ). If the result is smaller than the negative limit of the operand, then "Underflow" (UDF) occurs. This will cause the value to cycle to its positive limit (e.g. deducting 1 from the negative limit -32768 will change it to 32767 ) as shown in the table below. The flag output of overflow or underflow exists in the FO of FBs-PLC and can be used in cascaded instructions to obtain over 16-bit or 32-bit operation results.


### 5.5 Carry and Borrow in Addition/Subtraction

Overflow/Underflow takes place when the operation of increment/decrement causes the value of the operand to exceed the positive/negative limit that can be represented in the PLC, consequently a flag of overflow/underflow is introduced. Carry/Borrow flag is different from overflow/underflow. At first, there must be two operands making addition (subtraction) where a sum (difference) and a flag of carry/borrow will be obtained. Since the number of bits of the numbers to be added (subtracted), to add (subtract) and of sum (difference) are the same (either 16-bit or 32-bit), the result of addition (subtraction) may cause the value of sum (difference) to exceed 16 -bit or 32 -bit. Therefore, it is necessary to use carry/borrow flag to be in coordination with the sum (difference) operand to represent the actual value. The carry flag is set when the addition (subtraction) result exceeds the positive limit ( 32767 or 2147483647 ) of the sum (difference) operand. The borrow flag is set when addition (subtraction) result exceeds the negative limit ( -32768 or -2147483648 ) of the sum (difference) operand. Hence, the actual result after addition (subtraction) is equal to the carry/borrow plus the value of the sum (difference) operand. The FO of FBs-PLC addition/subtraction instruction has both carry and borrow flag outputs for obtaining the actual result.


To Be Added (Subtracted) Operand


While all FBs-PLC numerical operations use 2'S Complement, the representation of the negative value of the sum (difference) obtained from addition (subtraction) is different from the usual negative number representation. When the operation result is a negative value, 0 can never appear in the MSB of the sum (difference) operand. The carry flag represents the positive value 32768 (2147483648) and the borrow flag represents the negative value -32768 ( -2147483648 ).


## Chapter 6 Basic Function Instruction

T ..... 6-2
C ..... 6-5
SET ..... 6-8
RST ..... 6-10
0 : MC ..... 6-12
1: MCE ..... 6-14
2 : SKP ..... 6-15
3 : SKPE ..... 6-17
4 : DIFU ..... 6-18
5: DIFD ..... 6-19
6 : BSHF ..... 6-20
7 : UDCTR ..... 6-21
8 : MOV ..... 6-23
9: MOV ..... 6-24
10: TOGG ..... 6-25
11: (+) ..... 6-26
12: (-) ..... 6-27
13: (*) ..... 6-28
14: (/) ..... 6-30
$15:(+1)$ ..... 6-32
$16:(-1)$ ..... 6-33
17 : CMP ..... 6-34
18 : AND ..... 6-35
19 : OR ..... 6-36
$20: \rightarrow B C D$ ..... 6-37
$21: \rightarrow \mathrm{BIN}$ ..... 6-38

Basic Function Instruction


- The total number of timers is 256 (T0~T255) with three different time bases, $0.01 \mathrm{~S}, 0.1 \mathrm{~S}$ and 1 S . The default number and allocation of timers is shown as below (Can be adjusted according to user's actual requirements by the "Configuration" function):

$$
\begin{aligned}
& \text { T0~T49: 0.01S timer (default as } 0.00 \sim 327.67 \mathrm{~S} \text { ) 。 } \\
& \text { T50~T199: 0.1S timer (default as } 0.0 \sim 3276.7 \mathrm{~S} \text { ) } \\
& \text { T200~T255: 1S timer (default as } 0 \sim 32767 \mathrm{~S} \text { ) }
\end{aligned}
$$

- FBs-PLC programming tool will lookup the timer's time base automatically according to the "Memory Configuration" after the timer number is keyed in. Timer's time $=$ Time base $\times$ Preset value. In the example 1 below, the time base T0 $=0.01 \mathrm{~S}$ and the PV value $=1000$, therefore the T 0 timer's time $=0.01 \mathrm{~S} \times 1000=$ 10.00S.
- If PV is a register, then Timer's time = Time base x register content. Therefore, you only need to change the register content to change the timer's time. Please refer to Example 2.
※ The maximum error of a timer is a time base plus a scan time. In order to reduce the timing error in the application, please use the timer with a smaller time base.


## Description

- When the time control "EN" is 1 , the timer will start timing (the current value will accumulate from 0 ) until "Time Up" (i.e. CV $\geqq P V$ ), then the Tn contact and TUP (FOO) will change to 1. As long as the timer control "EN" input is kept as 1, even the CV of Tn has reached or exceeded the PV, the CV of the timer will continue accumulating (with M1957 = 0) until it reaches the maximum limit (32767). The Tn contact status and flag will remain as 1 when $C V \geqq P V$, unless the " $E N$ " input is 0 . When " $E N$ " input is 0 , the $C V$ of Tn will be reset to 0 immediately and the Tn contact and "Time Up" flag TUP will also change to 0 (please refer to the diagram (1) below).
- If the FBs-PLC OS version is higher than V3.0 (inclusive), the M1957 can be set to 1 so the CV will not accumulate further after "Time Up" and stops at the PV value. The default value of the M1957 is 0, therefore the status of M1957 can be set before executing any timer instruction in the program to individually set the timer CV to continue accumulating or stop at the PV after "Time Up" (please refer to the diagram (2) below).

Basic Function Instruction



## Example 2

Variable PV

The preset value (PV) shown in example 1 is a constant which is equal to 1000 . This value is fixed and can not be changed once programmed. In many circumstances, the preset time of the timers needs to be varied while PLC running. In order to change the preset time of a timer, can first use a register as the PV operand (R or WX, WY...) and then the preset time can be varied by changing the register content. As shown in this example, if set R0 to100, then T becomes a 10S Timer, and hence if set R0 to 200, then T becomes a 20 S Timer.

Basic Function Instruction


Remark: If the preset value of the timer is equal to 0 , then the timer's contact status and FOO (TUP) become 1 ("EN" input must be at 1) immediately after the PLC finishes its first scan because "Time-Up" has occurred. (TUP) stays at 1 until "EN" input changes to 0 .

| C |  | COUNTER <br> (16-Bit: C0~C199, 32-Bit: C200~C255) |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Ladder symbol Operand |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Clock -PLS -Cn <br> $\mathrm{PV}:$ <br> Clear control - CLR |  |  |  |  | -CUP-Count-UP(FOO) |  |  |  | Cn : The Counter number PV: Preset value |  |  |  |  |  |
| RangeOpe-rand |  | WX | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K |
|  |  | $\begin{gathered} w \times 0 \\ 1 \\ w \times 240 \end{gathered}$ | $\begin{gathered} \text { wyo } \\ \text { } \\ \text { wY240 } \end{gathered}$ | 末мо $\vdots$ WM1896 | $\begin{gathered} \text { wso } \\ \text { । } \\ \text { ws984 } \end{gathered}$ | $\begin{gathered} \mathrm{TO} \\ \text { । } \\ \text { T255 } \end{gathered}$ | $\left\lvert\, \begin{gathered} \mathrm{co} \\ \text { I } \\ \text { C255 } \end{gathered}\right.$ | $\begin{gathered} \text { R0 } \\ \text { I } \\ \text { R3839 } \end{gathered}$ | $\begin{gathered} \text { R3840 } \\ \text { 1 } \\ \text { R3903 } \end{gathered}$ | R3904 <br> R3967 | $\begin{gathered} \text { R3968 } \\ \text { । } \\ \text { R4167 } \end{gathered}$ | $\begin{gathered} \text { R5000 } \\ \text { । } \\ \text { R8071 } \end{gathered}$ | $\begin{gathered} \text { D0 } \\ \text { I } \\ \text { D4095 } \end{gathered}$ | $\left\|\begin{array}{c} 0 \\ 1 \\ 2147483647 \end{array}\right\|$ |
|  | Cn |  |  |  |  |  | $\bigcirc$ |  |  |  |  |  |  |  |
|  | PV | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

- There are total 200 16-Bit counters (C0~C199). The range of preset value is between 0~32767. C0~C139 are Retentive Counters and the CV value will be retained when the PLC turns on or RUN again after a power failure or a PLC STOP. For Non Retentive Counters, if a power failure or PLC STOP occurs, the CV value will be reset to 0 when the PLC turns on or RUN again.
- There are total 56 32-Bit counters (C200~C255). The range of the preset value is between 0~2147483647. C200~C239 are Retentive Counters and C240~C255 are Non Retentive Counters.
- The default number and assignment of the counters are shown below, if necessary can use the "CONFIGURATION" function to change the settings.
- To insure the proper counting, the sustain time of input status of CLK should greater than 1 scan time.
- The max. counting frequency with this instruction can only up to 20 Hz , for higher frequency please use the high-speed soft/hardware counter.


## Description

- When "CLR" is at 1 , all of the contact Cn, FOO (CUP), and CV value of the counter CV are cleared to 0 and the counter stops counting.
- When "CLR" is at 0 , the counter is allowed to count up. The Counter counts up every time the clock "CK $\uparrow$ " changes from 0 to 1 (adds 1 to the CV ) until the cumulative current value is equal to or greater than the preset value (CV>=PV), the counter "Count-Up" and the contact status of the counter Cn and FOO (CUP) changes to 1 . If the input status of clock continues to change, even the cumulative current value is equal and greater than the preset value, the CV value will still accumulate until it reaches the up limit at 32767 or 2147483647. The contact Cn and FOO (CUP) stay at 1 as long as CV>=PV unless the "CLR" input is set to 1. (please refer the diagram (1) below) 。
- If the FBs-PLC OS version is higher than V3.0 (inclusive), the M1973 can set to 1 so the CV will not accumulate further after "Count Up" and stops at the PV. M1973 default value is 0 , therefore the status of M1973 can be set before executing any counter instruction in the program to individually set the counter CV to continue accumulating or stops at the PV after "Count Up" (please refer to the diagram (2) below).

Basic Function Instruction


Basic Function Instruction


Remark: If the preset value of the counter is 0 and "CLR" input also at 0 , then the Cn contact status and FOO (CUP) becomes 1 immediately after the PLC finishes its first scan because the "Count-Up" has occurred. It will stay at 1 regardless how the CV value varies until "CLR" input changes to 1 .

Basic Function Instruction



Basic Function Instruction



Basic Function Instruction

| FUN 0 MC | MASTER CONTROL LOOP START |  |  | $\begin{aligned} & \text { FUN } 0 \\ & \text { MC } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| Symbol |  |  |  |  |
| Ladder symbol Operand |  |  |  |  |
| $\mathrm{N}:$ Master Control Loop number ( $\mathrm{N}=0 \sim 127$ ) the number N cannot be used repeatedly. |  |  |  |  |

## Description

- There are a total of 128 MC loops ( $\mathrm{N}=0 \sim 127$ ). Every Master Control Start instruction, MC N, must correspond to a Master Control End instruction, MCE N, which has the same loop number as MC N. They must always be used in pairs and you should also make sure that the MCE N instruction is after the MC N instruction.
- When the Master Control input "EN/" is 1, then this MC N instruction will not be executed, as it does not exist.
- When the Master Control input "EN/" is 0 , the master control loop is active, the area between the MC N and MCE N is called the Master Control active loop area. All the status of OUT coils or Timers within Master Control active loop area will be cleared to 0 . Other instructions will not be executed.


## Example




Basic Function Instruction

| FUN 1 MCE | MASTER CONTROL LOOP END |  |  | FUN 1 <br> MCE |
| :---: | :---: | :---: | :---: | :---: |
| Symbol | Ladder symbol |  |  |  |
|  |  |  | N : Mast can | $0 \sim 127) N$ |
| Description |  |  |  |  |

- Every MCE N must correspond to a Master Control Start instruction. They must always be used as a pair and you should also make sure that the MCE $N$ instruction is after the MC $N$ instruction. After the MC $N$ instruction has been executed, all output coil status and timers will be cleared to 0 and no other instructions will be executed. The program execution will resume until a MCE instruction which has the same N number as MC N instruction appears.
- MCE instruction does not require an input control because the instruction itself forms a network which other instructions can not connect to it. If the MC instruction has been executed then the master control operation will be completed when the execution of the program reaches the MCE instruction. If MC N instruction has never been executed then the MCE instruction will do nothing.

Description

- Please refer to the example and explanations for MC instruction.

Basic Function Instruction


Basic Function Instruction


## Basic Function Instruction

$\left.$| FUN 3 <br> SKPE |  |  | SKIP END |
| :---: | :---: | :---: | :---: | | FUN 3 |
| :---: |
| SKPE | \right\rvert\,

- Every SKPE $N$ must correspond to a SKP $N$ instruction. They must always be used as a pair and you should also make sure that the SKPE $N$ instruction is behind the SKP N instruction.
- SKPE instruction does not require an input control because the instruction itself forms a network which other instructions can not connect to it. If the SKP $N$ instruction has been executed then the skip operation will be completed when the execution of the program reaches the SKPE $N$ instruction. If SKP $N$ instruction has never been executed then the SKPE instruction will do nothing.

Example

- Please refer to the example and explanations for SKP $N$ instruction.

Remark : SKP/SKPE instructions can be used by nesting or interleaving. The coding rules are the same as for the MC/MCE instructions. Please refer to the section of MC/MCE instructions.

Basic Function Instruction


|  | Y | M | SM | S |
| :---: | :---: | :---: | :---: | :---: |
|  | Yo | M0 | M1912 | S0 |
|  | \| | \| | \| | 1 |
|  | Y255 | M1911 | M2001 | S999 |
| D | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ * | $\bigcirc$ |

## Description

- The DIFU instruction is used to output the up differentiation of a node status (status input to "TGU") and the pulse signal resulting from the status change at the rising edge of the "TGU" for one scan time is stored to a coil specified by D.
- The functionality of this instruction can also be achieved by using a TU contact.

Example The results of the following two samples are exactly the same

| Ladder Diagram | Key Operations | Mnemonic Codes |
| :---: | :---: | :---: |
| Example 1 |  | ORG  X 1 <br> FUN  4  <br>  $D:$ $Y$ 0 |
| Example 2 X1 <br> YO |  | ORG TU $X$ 1 <br> OUT  $Y$ 0 |


t: scan time


Basic Function Instruction



Basic Function Instruction



Remark 1: Since the counting operation of UDCTR is implemented by software scanning, therefore if the clock speed is faster than the scan speed, lose count may then happen (generally the clock should not exceed 20 Hz depending on the size of the program). Please use the software or hardware high-speed counter in the PLC. Refer to the "High Speed Counter Application" in the Advanced Manual.

Remark 2: In order to ensure the proper counting, the sustain time of the status of clock input should greater than 1 scan time.

Basic Function Instruction

| FUN 8 DP MOV | MOVE <br> (Moves data from $S$ to $D$ ) |  |  |  |  |  |  |  |  |  |  |  |  | FUN 8 DP MOV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Description |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\text { Move control - EN }\left\{\begin{array}{l} \text { 8DP.MOV } \\ \mathrm{S}: \\ \mathrm{D}: \end{array}\right.$ |  |  |  |  | S : Source register number <br> D : Destination register number <br> The S, N, D may combine with V, Z, P0~P9 to serve indirect addressing |  |  |  |  |  |  |  |  |  |
| Range | Wx | WY | WM | Ws | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
| Operand | $\begin{gathered} \mathrm{wxo} \\ 1 \\ w \times 240 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { WYo } \\ \text { I } \\ \text { WY240 } \end{array}$ | $\begin{array}{\|c\|c\|} \hline \text { WM0 } \\ \text { । } \\ \text { WM1896 } \end{array}$ | $\begin{gathered} \text { wso } \\ \text { I } \\ \text { ws984 } \end{gathered}$ | $\begin{gathered} \hline \text { T0 } \\ \text { \| } \\ \text { T255 } \end{gathered}$ | $\begin{array}{c\|c}  & \begin{array}{c} \mathrm{Co} \\ 1 \\ \mathrm{C} 255 \end{array} \\ \hline \end{array}$ | $\begin{gathered} \hline \text { R0 } \\ \text { । } \\ \text { R3839 } \end{gathered}$ | $\begin{gathered} \hline \text { R3840 } \\ \text { I } \\ \text { R3903 } \end{gathered}$ | $\begin{gathered} \hline \text { R3904 } \\ \text { I } \\ \text { R3967 } \end{gathered}$ | $\begin{gathered} \text { R3968 } \\ \text { I } \\ \text { R4167 } \end{gathered}$ | $\begin{gathered} \text { R5000 } \\ \text { I } \\ \text { R8071 } \end{gathered}$ | $\begin{gathered} \hline \text { D0 } \\ \text { । } \\ \text { D4095 } \end{gathered}$ | $\left\|\begin{array}{c} \text { 16/32-bit } \\ +/- \text { number } \end{array}\right\|$ | $\begin{aligned} & \hline V \cdot Z \\ & P 0 \sim P 9 \end{aligned}$ |
| S | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| D |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc *$ | $\bigcirc$ * | $\bigcirc$ |  | $\bigcirc$ |
| Description |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

- Move (write) the data of $S$ to a specified register $D$ when the move control input "EN" $=1$ or from 0 to 1 ( instruction).


| Ladder Diagram | Key Operations | Mnemonic Codes |
| :---: | :---: | :---: |
|  |  | $\left.\begin{array}{rlrl}\text { ORG } & & \text { X } & 0 \\ \text { FUN } & & 8 \mathrm{P}\end{array}\right)$ |

S | K | 10 |
| :--- | :--- |

§ $\times 0=$ 个

D | R0 | 10 |
| :--- | :--- |

Basic Function Instruction


Basic Function Instruction


Basic Function Instruction



Basic Function Instruction


Basic Function Instruction



Basic Function Instruction


Sa

| R1 | R0 |
| :---: | :---: |
| 2147483647 |  |


D

| R7 | R6 |
| :---: | :---: |
| 571634 |  |

Remainder

| R5 | R4 |
| :---: | :---: |
| 1739 |  |

Quotient Dividend

Basic Function Instruction


- Adds 1 to the register $D$ when the increment control input "EN" $=1$ or from 0 to 1 ( $P$ instruction). If the value of $D$ is already at the upper limit of positive number 32767 or 2147483647 , adding one to this value will change it to the lower limit of negative number -32768 or -2147483648. At the same time, the overflow flag FOO (OVF) is set to 1 .


$$
\begin{aligned}
& \text { When } V=100,0+100=100 \\
& \text { D } \\
& \begin{array}{|c|c|}
\hline \text { R100 } & 2 \\
\hline
\end{array}
\end{aligned}
$$

## Basic Function Instruction



Basic Function Instruction


- Compares the data of Sa and Sb when the compare control input "EN" $=1$ or from 0 to 1 ( $\boldsymbol{P}$ instruction). If the data of Sa is equal to Sb , then set FO0 to 1. If the data of $\mathrm{Sa}>\mathrm{Sb}$, then set FO1 to 1. If the data of $\mathrm{Sa}<\mathrm{Sb}$, then set FO2 to 1 . If the data of $\mathrm{Sa}<\mathrm{Sb}$, then set the FO2 to 1 .

- From the above example, we first assume the data of R0 is 1 and R1 is 2, and then compare the data by executing the CMP instruction. The FO0 and FO1 are set to 0 and FO2 ( $a<b$ ) is set to 1 since $a<b$.
- If you want to have the compound results, such as $\geqq \supseteq \leqq<>$ etc., please send $=$ • < and > results to relay first and then combine the result from the relays.
- M1919=0, when this command in not executed, FO0, FO1, FO2 will remain in the status at last execution.
- M1919=1, when this command in not executed, FO0, FO1, FO2 are all cleared to 0 .
- Control M1919 properly to obtain memory-holding function for functional command output.

Basic Function Instruction

| FUN 18 $\qquad$ AND | LOGICAL AND |  |  |  |  |  |  |  |  |  |  |  |  | FUN 18 <br> AND |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ange | WX | WY | WM | ws | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
| Ope- <br> rand | $\begin{array}{\|c} \mathrm{w} \times 0 \\ 1 \\ \mathrm{w} \times 240 \end{array}$ | $\begin{gathered} \text { WYo } \\ \text { I } \\ \text { wY240 } \end{gathered}$ | $\begin{gathered} \hline \text { WM0 } \\ \text { । } \\ \text { WM1896 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Ws0 } \\ \text { । } \\ \text { ws984 } \end{array}$ | $\begin{gathered} \hline \text { T0 } \\ \text { । } \\ \text { T255 } \end{gathered}$ | $\begin{gathered} \hline \mathrm{C} 0 \\ \mathrm{I} \\ \mathrm{C} 255 \end{gathered}$ | $\begin{gathered} \mathrm{R} 0 \\ 1 \\ \mathrm{R} 3839 \end{gathered}$ | $\begin{gathered} \text { R3840 } \\ 1 \\ \text { R3903 } \end{gathered}$ | $\begin{gathered} \text { R3904 } \\ \text { I } \\ \text { R3967 } \end{gathered}$ | $\begin{gathered} \text { R3968 } \\ \text { 1 } \\ \text { R416 } \end{gathered}$ | $\begin{gathered} \text { R5000 } \\ \text { I } \end{gathered}$ | $\begin{array}{\|c\|c\|} \hline \text { D0 } \\ \text { I } \\ \text { D4095 } \end{array}$ | $\begin{array}{\|c} \text { 16/32 bit } \\ +/- \text { number } \end{array}$ | $\begin{aligned} & V \cdot z \\ & P O-P 9 \end{aligned}$ |
| Sa | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Sb | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| D |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc *$ | $\bigcirc$ * | $\bigcirc$ |  | $\bigcirc$ |

- Performs logical AND operation for the data of Sa and Sb when the operation control input "EN" $=1$ or from 0 to 1 ( $\boldsymbol{P}$ instruction). This operation compares the corresponding bits of Sa and Sb (B0~B15 or B0~B31). The bit in the $D$ is set to 1 if both of the corresponding bits data of $S a$ and $S b$ is 1 . The bit in the $D$ is set to 0 if one of the corresponding bits is 0 .


Basic Function Instruction

| $\begin{gathered} \text { FUN } 19 \text { D P } \\ \text { OR } \end{gathered}$ | LOGICAL OR |  |  |  |  |  |  |  |  |  |  |  |  | FUN 19 OR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\text { Operation control }-\mathrm{EN}-\left[\begin{array}{l} \text { 19DP.OR- }-\left[\begin{array}{l} \text { Sa : } \\ \mathrm{Sb}: \\ \mathrm{D}: \end{array}\right] \end{array}\right.$ |  |  |  |  | - $\mathrm{D}=0$ - Result is 0 (FOO) |  |  |  | Sa: The register to be ORed <br> Sb: The register to be ORed <br> D : The register to store the result of OR The Sa, Sb, D may combine with V, Z, P0 serve indirect addressing |  |  |  |  |  |
| Range | wx | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
| Ope- <br> rand | $\begin{gathered} \mathrm{w} \times 0 \\ \mathrm{l} \\ \mathrm{w} \times 240 \end{gathered}$ | $\begin{gathered} \text { WYo } \\ \text { I } \\ \text { wY2 } \end{gathered}$ | $\begin{gathered} \hline \text { Wм0 } \\ \text { । } \\ \text { WM1896 } \end{gathered}$ | $\begin{gathered} \text { wso } \\ \text { w } \\ \text { ws984 } \end{gathered}$ | $\begin{gathered} \hline \text { T0 } \\ \text { I } \\ \text { T255 } \end{gathered}$ | $\begin{gathered} \hline \mathrm{c} 0 \\ 1 \\ \mathrm{C} 255 \end{gathered}$ | $\begin{gathered} \text { R0 } \\ \text { I } \\ \text { R3839 } \end{gathered}$ | $\begin{gathered} \text { R3840 } \\ \text { I } \\ \text { R3903 } \end{gathered}$ | $\begin{gathered} \text { R3904 } \\ \text { I } \\ \text { R3967 } \end{gathered}$ | $\begin{gathered} \text { R3968 } \\ \text { 1 } \\ \text { R4167 } \end{gathered}$ | $\begin{gathered} \text { R5000 } \\ \text { । } \\ \text { R8071 } \end{gathered}$ | $\begin{gathered} \text { D0 } \\ \text { \| } \\ \text { D4095 } \end{gathered}$ | $\left.\begin{gathered} \text { 16/32 bit } \\ +/- \text { number } \end{gathered} \right\rvert\,$ | $\begin{aligned} & \hline \mathrm{V} \cdot \mathrm{Z} \\ & \mathrm{P} 0 \sim \mathrm{Pg} \end{aligned}$ |
| Sa | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Sb | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| D |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ * | $\bigcirc$ * | $\bigcirc$ |  | $\bigcirc$ |

- Performs logical OR operation for the data of Sa and Sb when the operation control input "EN" $=1$ or from 0 to 1 ( $\mathbf{P}$ instruction). This operation compares the corresponding bits of Sa and Sb (B0~B15 or B0~B31). The bit in the D is set to 1 if one of the corresponding of Sa or Sb is 1 . The bit in the D is set to 0 if both of the corresponding bits of Sa and Sb is 0 .


Basic Function Instruction

| $\begin{gathered} \text { FUN } 20 \text { D P } \\ \rightarrow B C D \end{gathered}$ | BIN TO BCD CONVERSION <br> (Converts BIN data of the device specified at S into BCD and stores the result in D) |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{r} \text { FUN } 2 \\ \rightarrow B \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ladder symbol Conversion control - EN $\left\{\begin{array}{l}20 \mathrm{DP} . \rightarrow \mathrm{BCD} \\ \mathrm{S}: \\ \mathrm{D}:\end{array}\right.$ |  |  |  |  | ERR - Error (FOO) |  |  |  | S : The register to be converted <br> D : The register to store the converted da <br> (BCD code) <br> The S, D may combine with V, Z, P0~P9 indirect addressing |  |  |  |  |  |
|  | wx | WY | WM | ws | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
|  | $\begin{gathered} \hline w \times 0 \\ 1 \\ w \times 240 \end{gathered}$ | $\begin{gathered} \text { WYo } \\ \text { । } \\ \text { WY240 } \end{gathered}$ | $\begin{gathered} \text { WMO } \\ \text { । } \\ \text { WM1896 } \end{gathered}$ | $\begin{gathered} \hline \text { wSO } \\ \text { । } \\ \text { ws984 } \end{gathered}$ | $\begin{array}{cc} \hline \text { T0 } \\ \text { I } \\ \text { T225 } \end{array}$ | $\begin{gathered} \hline \mathrm{C} 0 \\ \text { । } \\ \text { C255 } \end{gathered}$ | $\begin{gathered} \mathrm{R} 0 \\ 1 \\ \mathrm{R} 3839 \end{gathered}$ | $\begin{array}{\|c} \hline \text { R3840 } \\ \text { 1 } \\ \text { R3903 } \end{array}$ | $\begin{array}{\|c} \hline \mathrm{R} 3940 \\ 1 \\ \text { R3967 } \end{array}$ | $\begin{gathered} \hline \mathrm{R} 3968 \\ \text { \| } \\ \text { R4167 } \end{gathered}$ | $\begin{array}{\|c} \mathrm{R} 5000 \\ \mid \\ \mathrm{R} 8071 \end{array}$ | $\begin{array}{\|c} \text { D0 } \\ \text { I } \\ \text { D4095 } \end{array}$ | 16/32 bit +/- number | $\begin{aligned} & \hline \mathrm{V} \cdot \mathrm{Z} \\ & \mathrm{P} 0 \sim \mathrm{Pg} \\ & \hline \end{aligned}$ |
| S | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| D |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ * | $\bigcirc *$ | $\bigcirc$ |  | $\bigcirc$ |

- FB-PLC uses binary code to store and to execute calculations. If want to send the internal PLC data to the external displays such as seven-segment displays, it is more convenient for us to read the result on screen by converting the BIN data to BCD data. For example, it is more clear for us to read the reading "12" instead of the binary code "1100."
- Converts BIN data of the device specified at S into BCD and writes the result in D when the operation control input "EN" =1 or from 0 to 1 ( $P$ instruction). If the data in $S$ is not a BCD value (0~9999 or 0~9999999), then the error flag FOO is set to 1 and the old data of $D$ are retained.

| Example | 16 -bit BIN to BCD conversion |
| :--- | :--- |



Basic Function Instruction

| FUN 21 <br> $\rightarrow$ BIN | BCD TO BIN CONVERSION <br> (Converts BCD data of the device specified at S into BIN and stores the result in D) |  |  |  |  |  |  |  |  |  |  |  |  | FU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | wx | WY | WM | ws | TMR | CTR | HR | IR | OR | SR | ROR | DR | XR |
|  |  | $\begin{gathered} \mathrm{w} \times 0 \\ 1 \\ \mathrm{w} \times 240 \end{gathered}$ | $\begin{gathered} \text { WYo } \\ 1 \\ \text { wY240 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Wмо } \\ \text { । } \\ \text { WM1896 } \\ \hline \end{array}$ | $\begin{gathered} \hline \text { wso } \\ \text { । } \\ \text { ws984 } \end{gathered}$ | $\begin{gathered} \hline \text { T0 } \\ \text { । } \\ \text { T255 } \end{gathered}$ | $\begin{gathered} \mathrm{c} 0 \\ \mathrm{I} \\ \mathrm{C} 255 \end{gathered}$ | $\begin{gathered} \text { R0 } \\ \text { । } \\ \text { R3839 } \end{gathered}$ | $\begin{gathered} \text { R3840 } \\ \text { I } \\ \text { R3903 } \end{gathered}$ | $\begin{gathered} \text { R3904 } \\ \text { । } \\ \text { R3967 } \end{gathered}$ | $\begin{gathered} \text { R3968 } \\ \text { । } \\ \text { R4167 } \end{gathered}$ | $\begin{gathered} \text { R5000 } \\ \text { । } \\ \text { R8071 } \end{gathered}$ | $\begin{array}{\|c} \hline \text { D0 } \\ \text { I } \\ \text { D4095 } \end{array}$ | $\begin{aligned} & V \cdot z \\ & P O \sim P 9 \\ & \hline \end{aligned}$ |
|  | S | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | D |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ * | $\bigcirc *$ | $\bigcirc$ | $\bigcirc$ |

- The decimal (BCD) data must be converted to binary (BIN) data first in order for PLC to accept the data which is originally in decimal unit (BCD code) inputted from external device such as digital switch because the BCD data can not be accepted by PLC for its operations.
- Converts BCD data of the device specified at $S$ into $B I N$ and writes the result in $D$ when the operation control input "EN" =1 or from 0 to 1 ( $\mathbf{P}$ instruction). If the data in $S$ is not in BCD, then the error flag FOO is set to 1 and the old data of $D$ are retained.
- Constant is converted to BIN automatically when store in program and can not be used as a source operand of this function.



## Chapter 7 Advanced Function Instructions

- Flow Control Instructions I
- Arithmetical Operation Instructions
- Multiple Linear Conversion
- Logical Operation Instructions
- Comparison Instructions
- Data Movement Instructions I
- Shifting / Rotating Instructions
- Code Conversion Instructions
- Flow Control Instructions II
- I/O Instructions I
- Cumulative Timer Instructions
- Watchdog Timer Instructions
- High Speed Counting / Timing
- Report Printing Instructions
- Slow Up / Slow Down Instructions
- Table Instructions
- Matrix Instructions
- I/O Instructions II
- NC Positioning Instructions I
- Enable / Disable Instructions
- NC Positioning Instructions II
- Communication Instructions
- Date Movement Instructions II
- In Line Comparison Instructions
- Other Instructions
- Floating Point Instructions

| (FUN22) ...........................................................7-1 |  |
| :---: | :---: |
| (FUN23~33) .......................................7-2 ~ 7-18 |  |
| (FUN34)............................................. 7-19 ~ 7-24 |  |
| (FUN35~36) ....................................... 7-25 ~ 7-26 |  |
| (FUN37).......................................................7-27 |  |
| (FUN40 ~50) ........................................7-28 ~ 7-38 |  |
| (FUN51~54) ........................................7-39 ~ 7-42 |  |
| (FUN55 ~64) .......................................... 7-43 ~ 7-59 |  |
| (FUN65 ~ 71) ....................................... 7-60 ~ 7-67 |  |
| (FUN74~86) ........................................7-68 ~ 7-84 |  |
| (FUN87 ~ 89) ........................................7-85 ~ 7-84 |  |
| (FUN90 ~ 91) ........................................7-85 ~ 7-86 |  |
| (FUN92~93) ........................................7-87 ~ 7-88 |  |
| (FUN94).............................................. 7-89 ~ 7-90 |  |
| (FUN95~98) ........................................7-91 ~ 7-96 |  |
| (FUN100~114) ................................... 7-97 ~ 7-115 |  |
| (FUN120~130) .................................7-116 ~ 7-127 |  |
| (FUN139)......................................... 7-128 ~ 7-129 |  |
| (FUN140~143)..........................7-130 ~ 7-133 |  |
| (FUN145~146)..........................7-134 ~ 7-135 |  |
| (FUN147~148)..........................7-136 ~ 7-137 |  |
| (FUN150~151)..........................7-138 ~ 7-139 |  |
| (FUN160~162) .................................7-140 ~ 7-145 |  |
| (FUN170~175)..................................7-146 ~ 7-151 |  |
| (FUN190)............................................7-152 ~ 7-153 |  |
| (FUN200~220). | 154 ~ 7-175 |

Flow Control Instruction I

| FUN22 P <br> BREAK | BREAK FROM FOR AND NEXT LOOP <br> （BREAK） | FUN22 P <br> BREAK |
| :---: | :---: | :---: |
| Execution control－EN $\left.-\begin{array}{c}\text { Ladder symbol } \\ \text { Break }\end{array}\right]$ |  |  |

When execution control＂EN＂＝1 or changes from $0 \rightarrow 1$（ $P$ instruction），it will terminate the FOR and NEXT program loop 。
－The program within the FOR and NEXT loop will be executed N times（ N is assigned by FOR instruction） successively，but if it is necessary to terminate the execution loop less than $N$ times，the BREAK instruction is necessary to apply 。
－The BREAK instruction must be located within the FOR and NEXT program loop 。


Description ：The loop count used to execute the FOR and NEXT program loop is assigned by register D10 ；the program within the FOR and NEXT loop is designed to search the same data storing in D100 from the register table starting at RO －If it finds，the searching loop will be terminated and then it goes to execute the program after the NEXT instruction ；If it doesn＇t find ，the searching loop will be executed N times（ N is the content of D10）and then it goes to execute the program after the NEXT instruction 。 M200 tells the status and D100 is the pointer of searching 。


- When operation control "EN"=1 or changes from $0 \rightarrow 1$ ( $P$ instruction), will perform the 48 bits division operation. Dividend and divisor are each formed by three consecutive registers starting by Sa and Sb respectively. If the result is zero, ' $D=0$ ' output will be set to 1 . If divisor is zero then the 'ERR' will be set to 1 and the resultant register will keep unchanged.
- All operands involved in this function are all 48 bits, so $\mathrm{Sa}, \mathrm{Sb}$ and D are all comprised by 3 consecutive registers.


## Example: 48-bit division

In this example dividend formed by register R2, R1, R0 will be divided by divisor formed by register R5, R4, R3. The quotient will store in R8, R7, and R6.


Sa

| R2 | R1 | R0 |
| :---: | :---: | :---: |
| 2147483647 |  |  |

Sb

| R5 | R4 | R3 |
| :---: | :---: | :---: |
| 1234567 |  |  |


| R8 | R7 | R6 |
| :---: | :---: | :---: |
| 1739 |  |  |

Quotient

Arithmetical Operation Instructions

－When operation control＂EN＂＝1 or changes from $0 \rightarrow 1$（ $P$ instruction），it puts the successive $N$ units of 16 bit or 32 bit（ $\mathbf{D}$ instruction）registers for addition calculation to get the summation，and stores the result into the register which is designated by D ．
－When the value of N is 0 or greater than 511 ，the operation will not be performed．
－Communication port1～4 can be used to serve as a general purpose ASCII communication interface．If the data error detecting method is Checksum，this instruction can be used to generate the sum value for sending data or ot use this instruction to check if the received data is error or not．
$\langle$ Example 1〉 When M1 changes from OFF $\rightarrow$ ON，following instruction will calculates the summation for 16－bit data．


〈Example 2〉 When M1 is ON，it calculates the summation for 32－bit data．



- When operation control "EN" = 1 or from 0 to 1 ( $\mathbf{P}$ instruction), add the $N$ successive 16 -bit or 32 -bit ( $\mathbf{D}$ instruction) numerical values starting from S , and then divided by N . Store this mean value (rounding off numbers after the decimal point) in the register specified by $D$.
- While the $N$ value is derived from the content of the register, if the $N$ value is not between 2 and 256 , then the N range error "ERR" will be set to 1 , and do not execute the operation.
X0 + EN-[ $\left.\begin{array}{llr}\text { 25P.MEAN } \\ S: & R & 0 \\ N: & & 3 \\ D: & R & 10\end{array}\right]$-ERR-
- At left, the example program gets the mean value of the 3 successive 16 -bit registers starting from R0, and stores the results into the 16-bit register R10

| $\begin{array}{r} \mathrm{S} \\ (\mathrm{~N}=3) \end{array}$ | R0 | 123 | $123+9+788$ |
| :---: | :---: | :---: | :---: |
|  | R1 | 9 |  |
|  | R2 | 788 |  |
|  |  | $\checkmark \times 0=5$ | 3 <br> $=306$ (Rouding off the remainder) |
| D | R10 | 306 |  |

Arithmetical Operation Instructions

| FUN 26 D P SQRT | SQUARE ROOT |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { FUN } 26 \text { D P } \\ \text { SQRT } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S : Source register to be taken square root <br> D : Register for storing result (square root value) <br> S, D may combine with V, Z, P0~P9 to serve indirect address application |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Range | wx | WY | WM | ws | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
| Operand | $\begin{array}{\|c} \hline w \times 0 \\ \vdots \\ w \times 240 \end{array}$ | $\begin{gathered} \text { WYo } \\ \text { I } \\ \text { wY240 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Wмо } \\ \text { । } \\ \text { WM1896 } \end{array}$ | $\begin{gathered} \text { WS0 } \\ \text { । } \\ \text { ws984 } \end{gathered}$ | $\begin{gathered} \hline \text { T0 } \\ \text { । } \\ \text { T255 } \end{gathered}$ | $\begin{gathered} \mathrm{C} 0 \\ \text { । } \\ \text { C255 } \end{gathered}$ | $\begin{gathered} \text { R0 } \\ \text { \| } \\ \text { R3839 } \end{gathered}$ | $\begin{gathered} \text { R3840 } \\ \text { । } \\ \text { R3903 } \end{gathered}$ | $\begin{gathered} \text { R3904 } \\ \text { । } \\ \text { R3967 } \end{gathered}$ | $\begin{gathered} \text { R3968 } \\ \text { । } \\ \text { R4167 } \end{gathered}$ | $\begin{gathered} \text { R5000 } \\ \text { । } \\ \text { R8071 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { D0 } \\ \text { I } \\ \text { D4095 } \\ \hline \end{array}$ | 16/32-bit | $\begin{gathered} V \cdot z \\ P 0 \sim P 9 \end{gathered}$ |
| S | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| D |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ * | $\bigcirc$ * | $\bigcirc$ |  | $\bigcirc$ |

- When operation control "EN" = 1 or from 0 to 1 ( $\mathbf{P}$ instruction), take the square root (rounding off numbers after the decimal point) of the data specified by the $S$ field, and store the result into the register specified by D.
- While the $S$ value is derived from the content of the register, if the value is negative, then the $S$ value error flag "ERR" will be set to 1 , and do not execute the operation.

- The instruction at left calculates the square root of the constant 2147483647, and stores the result in R0.

S $\qquad$
$\Omega \times 0=$ 个
D


$$
\sqrt{2147483647}=46340 . \underline{\underline{\underline{95}}}
$$

rounding off

| FUN 27 D NEG | NEGATION <br> (Take the negative value) |  |  |  |  |  |  |  |  |  |  |  | FUN 27 D P NEG |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $D$ : Register to be negated <br> D may combine with V, Z, P0~P9 to serve indirect address application |  |  |  |  |  |  |  |  |
|  |  | $\begin{array}{\|c\|} \hline \text { WY } \\ \hline \text { WYo } \\ \vdots \\ \text { WY } 240 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { WM } \\ \hline \text { WM0 } \\ \text { । } \\ \text { WM1896 } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { ws } \\ \hline \text { wso } \\ \vdots \\ \text { ws984 } \\ \hline 0 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { TMR } \\ \hline \text { T0 } \\ \text { । } \\ \text { T255 } \\ \hline \bigcirc \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { CTR } \\ \hline \text { C0 } \\ \text { I } \\ \text { C255 } \\ \hline \bigcirc \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { HR } \\ \hline \text { R0 } \\ \text { l } \\ \text { R3839 } \end{array}$ | $\begin{gathered} \text { OR } \\ \hline \text { R3904 } \\ \text { । } \\ \text { R3967 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { SR } \\ \hline \text { R3968 } \\ \text { । } \\ \text { R4167 } \\ \hline \bigcirc^{*} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { ROR } \\ \hline \text { R5000 } \\ \text { । } \\ \text { R8071 } \\ \hline \bigcirc^{*} \\ \hline \end{array}$ | DR <br> D0 <br> । <br> D4095 | $\begin{array}{\|c} \hline \mathrm{XR} \\ \hline \mathrm{~V} \cdot \mathrm{z} \\ \mathrm{PO} \sim \mathrm{P9} \\ \hline \bigcirc \\ \hline \end{array}$ |  |

- When operation control "EN" = 1 or from 0 to 1 ( $\mathbf{P}$ instruction), negate (ie. calculate 2's complement) the value of the content of the register specified by D , and store it back in the original D register.
- If the value of the content of $D$ is negative, then the negation operation will make it positive.

- The instruction at left negates the value of the R0 register, and stores it back to R0.

D


3039 H

D | R0 | -12345 |
| :--- | :--- |

Arithmetical Operation Instructions

| $\text { FUN } 28 \mathrm{D} P$ ABS | ABSOLUTE <br> (Take the absolute value) |  |  |  |  |  |  |  |  |  |  |  | $\text { FUN } 28$ $\square$ ABS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ladder symbol  <br> Operation control $-E N-\left[\begin{array}{c}\text { 28DP } \\ \text { ABS } \\ \hline\end{array}\right.$  |  |  |  |  | D: Register to be taken absolute value <br> D may combine with $\mathrm{V}, \mathrm{Z}, \mathrm{P} 0 \sim \mathrm{P} 9$ to serve indirect address application |  |  |  |  |  |  |  |  |
|  |  | $\begin{gathered} \hline \text { WY } \\ \hline \text { WYo } \\ \vdots \\ \text { WY } 240 \\ \hline \end{gathered}$ | WM  <br> WM0  <br> ।  <br> WM1896  <br>   | $\begin{gathered} \text { WS } \\ \hline \text { wso } \\ \text { । } \\ \text { ws984 } \end{gathered}$ | $\begin{gathered} \hline \text { TMR } \\ \hline \text { TO } \\ \text { । } \\ \text { T255 } \\ \hline 0 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { CTR } \\ \hline \text { C0 } \\ \text { I } \\ \text { C255 } \\ \hline 0 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { HR } \\ \hline \text { R0 } \\ \text { । } \\ \text { R3839 } \\ \hline \end{array}$ $\bigcirc$ | $\begin{array}{\|c\|} \hline \text { OR } \\ \hline \text { R3904 } \\ \text { I } \\ \text { R3967 } \\ \hline 0 \\ \hline \end{array}$ | SR <br> R3968 <br> । <br> R4167 <br> $O^{*}$ | $\begin{array}{\|c\|} \hline \text { ROR } \\ \hline \text { R5000 } \\ \text { । } \\ \text { R8071 } \\ \hline \text { O* }^{2} \\ \hline \end{array}$ | DR <br> D0 <br> $\vdots$ <br> D4095 | $\begin{gathered} \hline \mathrm{XR} \\ \hline \mathrm{~V} \cdot \mathrm{z} \\ \mathrm{PO}-\mathrm{Pg} \\ \hline \bigcirc \end{gathered}$ |  |

- When operation control "EN" = 1 or from 0 to 1 ( $\mathbf{P}$ instruction), calculate the absolute value of the content of the register specified by D , and write it back into the original D register.

```
X0 28DP
```

- The instruction at left calculates the absolute value of the R0 register, and stores it back in R0.

| D | R1 R0 | -12345 | $\mathrm{CFC7H}$ |
| :---: | :---: | :---: | :---: |
|  |  | $\Omega \times 0=$ § |  |
| D | R1 R0 | 12345 | 3039 H |


| $\begin{gathered} \text { FUN } 29 \text { D P } \\ \text { EXT } \end{gathered}$ | SIGN EXTENSION |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { FUN } 29 \mathrm{D} P \\ \text { EXT } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ladder symbol  <br> Operation control - EN -$29 P$ EXT  |  |  |  |  | D : Register to be taken sign extension <br> D may combine with $\mathrm{V}, \mathrm{Z}, \mathrm{P} 0 \sim \mathrm{P} 9$ to serve indirect address application |  |  |  |  |  |  |  |  |
|  |  | $\begin{array}{\|c\|} \hline \text { WY } \\ \hline \text { WYo } \\ \vdots \\ \text { WY240 } \\ \hline \end{array}$ | WM <br> WM0 <br> $\vdots$ <br> WM1896 | $\begin{gathered} \text { WS } \\ \hline \text { wso } \\ \text { । } \\ \text { ws984 } \\ \hline \end{gathered}$ | TMR <br> TO <br> I <br> T255 | $\begin{array}{\|l\|} \hline \text { CTR } \\ \hline \text { C0 } \\ \text { I } \\ \text { C255 } \\ \hline \end{array}$ | $\begin{gathered} \mathrm{HR} \\ \hline \text { R0 } \\ \text { \| } \\ \text { R3839 } \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { OR } \\ \hline \text { R3904 } \\ \text { I } \\ \text { R3967 } \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { SR } \\ \hline \text { R3968 } \\ \text { I } \\ \text { R4167 } \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { ROR } \\ \hline \text { R5000 } \\ \text { । } \\ \text { R8071 } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { DR } \\ \hline \text { D0 } \\ \text { I } \\ \text { D4095 } \\ \hline \end{array}$ | $\begin{gathered} \mathrm{XR} \\ \hline \mathrm{~V} \cdot \mathrm{Z} \\ \mathrm{P} 0 \sim \mathrm{P9} \\ \hline \end{gathered}$ |  |
|  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc{ }^{*}$ | $\bigcirc{ }^{*}$ | $\bigcirc$ | $\bigcirc$ |  |

- When operation control "EN" = 1 or from 0 to 1 ( $\mathbf{P}$ instruction), this instruction will sign extent the 16 bit numerical value specified by $D$ to 32 -bit value and store it into the 32 -bit register comprised by the two successive words, $\mathrm{D}+1$ and D . (Both values are the same, only it was originally formated as a 16 bit numerical value, and was then extended to be formated as a 32 bit numerical value.)
- This instruction extent the numerical value of a 16 -bit register into an equivalent numerical value in a 32 -bit register (for example 33FFH converts to 000033 FFH ), Its main function is for numerical operations (+,-,,,/,CMP......) which can take the 16 bit or 32 bit numerical values as operand. Before operation all the operand should be adjusted to the same length for proper operation.
- The instruction at left takes a 16 bit numerical value R0, and extends it to an equivalent value in 32 bits, then stores it into a 32 bit register (DR0=R1R0) comprised R0 and R1


Fill B15 value into B31-B16,(if B15 is 0, then B31-B16 are all 0)

Before extension ( 16 bits) R0=
CFC7H= -12345
After extension ( 32 bits ) R1R0=FFFFCFC7H $=-12345$ \}
The two numerical values are actually the same

Arithmetical Operation Instructions


- PID function (FUN 30) according to the current value of process variable (PV) derived from the external analog signal and the Set Point (SP) of process performs the calculation, which base on the PID formula. The result of calculation is the control output for the controlled process, which can feed directly to the AO module or other output interface or leaved for further process. The usage of PID control for process if properly can achieve a fast and smooth result of PV tracking toward SP change or immune to the disturbance of process.
- The PID formula in digital form:
$\mathrm{Mn}=[(\mathrm{D} 4005 / \mathrm{Pb}) \times \mathrm{En}]+\sum_{0}^{\mathrm{n}}[(\mathrm{D} 4005 / \mathrm{Pb}) \times \mathrm{Ti} \times \mathrm{Ts} \times \mathrm{En}]-[(\mathrm{D} 4005 / \mathrm{Pb}) \times \mathrm{Td} \times(\mathrm{PVn}-\mathrm{PV} \mathrm{n}-1) / \mathrm{Ts}]+\mathrm{Bias}$
Mn : Control output at time "n"
D4005 : The gain constant, the default is 1000, which can be set between 1~5000.
$\mathrm{Pb} \quad$ : Proportional band (range : 2~5000, unit $0.1 \%$. Kc (gain) $=1000 / \mathrm{Pb}$ )
$\mathrm{Ti} \quad$ : Intergal time constant ( range : 0~9999 corresponds to 0.00~99.99 Repeats/Minute )
Td : Differential time constant ( range : 0~9999 corresponds to 0.00~99.99 Minutes )
PVn : Process value at time "n"
$P V n-1$ : Process value at time " $n$ "
En :Error at time "n" =set value (SP) - process value at time " $n$ " (PVn)
Ts : Interval time of PID calculation ( range: 1~3000, unit : 0.01 S )
Bias : Control output offset ( range: 0~16380 )

| FUN31 P CRC16 |  | CRC16 CALCULATION <br> ( CRC16) |  |  |  |  | $\begin{gathered} \text { FUN31 P } \\ \text { CRC16 } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ladder symboExecutrion control - EN $-\left[\begin{array}{ll}\text { 31P.CRC16 } \\ \text { MD : } \\ \mathrm{S} & : \\ \mathrm{N} & : \\ \mathrm{D} & :\end{array}\right]$ |  |  |  |  |  | MD : 0, Lower byte of registers to be calculated the <br> CRC16 <br> : 1, Reserved <br> S: Starting address of CRC16 calculation <br> $N$ : Length of CRC16 calculation (In Byte) <br> D : The destination register to store the calculation of |  |

- When execution control "EN"=1 or changes from $0 \rightarrow 1$ ( $\mathbf{P}$ instruction, it will start the CRC16 calculation from the lower byte of $S$ and by the length of N , the result of calculation will be stored into register D and $\mathrm{D}+1$.
- The output indication " $\mathrm{D}=0$ " will be ON if the value of calculation is 0 .
- It will not execute the calculation and the output indication "ERR" will be ON if the length is invalid.
- When communicating with the intelligent peripheral in binary data format, the CRC16 error detection is used very often; the well known Modbus RTU communication protocol uses this method for error detection of message frame.
- CRC16 is the check value of a Cyclical Redundancy Check calculation performed on the message contents.
- Perform the CRC16 calculation on the received message data and error check value, the result of the calculation value must be 0 , it means no error within this message frame.


Description : When M0 changes from $0 \rightarrow 1$, it will execute the CRC16 calculation starting from lower byte of R0, the length is assigned by DO, and then stores the CRC value into register $\mathrm{R} 0+\mathrm{V}$ and $\mathrm{R} 0+\mathrm{V}+1$.
It is supposed $\mathrm{D} 0=10$, the registers R 10 and R 11 will store the CRC16 value.

S

|  | High Byte | Low Byte |
| :---: | :---: | :---: |
| R0 | Don't care | Byte-0 |
| R1 | Don't care | Byte-1 |
| R2 | Don't care | Byte-2 |
| R3 | Don't care | Byte-3 |
| R4 | Don't care | Byte-4 |
| R5 | Don't care | Byte-5 |
| R6 | Don't care | Byte-6 |
| R7 | Don't care | Byte-7 |
| R8 | Don't care | Byte-8 |
| R9 | Don't care | Byte-9 |
|  |  |  |

D

|  | High Byte | Low Byte |
| :---: | :---: | :---: |
| R10 | 00 | CRC-Hi |
| R11 | 00 | CRC-Lo |
|  |  |  |

Arithmetical Operation Instructions


- When the analog input is one of $2 \sim 10 \mathrm{~mA} / 4 \sim 20 \mathrm{~mA} / 1 \sim 5 \mathrm{~V} / 2 \sim 10 \mathrm{~V}$, the analog input module is the solution to get the value of this kind of signal, but the input span of the analog input module is $0 \sim 10 \mathrm{~mA} / 0 \sim 5 \mathrm{~V}$ (Setting at 5 V , Unipolar) or $0 \sim 20 \mathrm{~mA} / 0 \sim 10 \mathrm{~V}$ (Setting at $10 \mathrm{~V}, ~ U n i p o l a r$ ), however there will exist the offset of the raw reading value; this instruction is applied to eliminate the offset and convert the raw reading value into the range of $0 \sim 4095$ ( 12 -bit) or $0 \sim 16383$ (14-bit), it is more convenient for following operation.
- When execution control "EN"=1, it will execute the conversion starting from S , length by N , and then store the results into the $D$ registers.
- When the input "F/T" $=0$, it assigns the 12 -bit analog input module; while "F/T" $=1$, it assigns the 14 -bit operation.
- This instruction will not act if invalid length of N .
- The reading value of the analog input must be in -2048~2047 or -8192~8191 format that the conversion will have the correct correspondence. Otherwise, if the reading value is in $0 \sim 4095$ or $0 \sim 16383$ format that the conversion will have the wrong correspondence.

Arithmetical Operation Instructions

| FUN32 |
| :--- | :---: | :---: |
| ADCNV | | CONVERTING THE RAW VALUE OF 4~20MA ANALOG INPUT |
| :---: |
| $($ ADCNV $)$ | | FUN32 |
| :---: |
| ADCNV |

## Example :

| M0 |  | -32.ADCNV |  |
| :---: | :---: | :---: | :---: |
| M1 | EN | P1: | 0 |
|  |  | S: | R3840 |
|  | F/T | N: | 6 |
|  |  | D : | R500 |

Description : When M0 is ON and M1 is OFF, it will perform 6 points of conversion starting from R3840, where the offset of $4 \sim 20 \mathrm{~mA}$ raw reading value will be eliminated, and the corresponding value $0 \sim 4095$ will be stored into R500~R505.

| $S$ |  |
| :--- | ---: |
| R3840 |  |
| R3841 | -1229 |
| R3842 | 409 |
| R3843 | -2047 |
| R3844 | -2048 |
| R3845 | -2048 |
|  |  |


| D |  |  |  |
| :---: | :---: | :---: | :---: |
| $\Rightarrow$ | R500 | 0 | ( 4 mA ) |
|  | R501 | 2047 | (12 mA) |
|  | R502 | 4095 | (20 mA) |
|  | R503 | 0 | (0 mA) |
|  | R504 | 0 | (0 mA) |
|  | R505 | 0 | (0 mA) |

When M0 is ON and M1 is ON, it will perform 6 points of conversion starting from R3840, where the offset of $4 \sim 20 \mathrm{~mA}$ raw reading value will be eliminated, and the corresponding value $0 \sim 16383$ will be stored into R500~R505.

|  | S |  |  | D | ( 4 mA ) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R3840 | -4916 | $\Rightarrow$ | R500 | 0 |  |
| R3841 | 1637 |  | R501 | 8191 | (12 mA) |
| R3842 | 8191 |  | R502 | 16383 | ( 20 mA ) |
| R3843 | -8192 |  | R503 | 0 | (0 mA) |
| R3844 | -8192 |  | R504 | 0 | (0 mA) |
| R3845 | -8192 |  | R505 | 0 | (0 mA) |



- When the analog input module being used for the analog measurement, the raw reading value of the analog input can be converted into the engineering range through this instruction for display or for proceeding control operation.
- For process measurement calibration, making the linear conversion for the engineering process variable, which the measurement value from the PLC's can be corrected by the value from the standard meter's through this instruction.
- When execution control "EN"=1or from $0 \rightarrow 1$ ( $P$ instruction), this instruction will perform the linear conversion operation according to the mode selection, where $S$ is the starting address of the source data, Ts is the starting address of the conversion parameter table, D is the starting address to store the converted result, and $L$ is the quantity of conversion entry.
- There are two expressions to meet the suitable application:

Expression 1 : Two points calibration method
Fill the conversion parameter table with the low value of measurement(VML), high value of measurement $(\mathrm{VMH})$, and the corresponding low value of standard (VsL), high value of standard(Vsh); the converted result(Dn) will be generated from the source data(Sn) through the formula shown below:
$\mathrm{A}=(\mathrm{VSL}-\mathrm{VSH} / \mathrm{VML}-\mathrm{VMH}) \times 10000$
$B=V S L-(V M L \times A / 10000)$
$D n=(S n \times A / 10000)+B$

- The range of operands VsL,Vsh, VmL,Vmi,Sn and Dn are between -32768 ~ 32767
- For analog input scaling, where VML=Minmum of analog input VMH=Maximum of analog input VsL=Minmum of engineering range VSH=Maximum of engineering range

$\left.\begin{array}{|c|c|c|}\hline \text { FUN33 P } \\ \text { LCNV }\end{array} \begin{array}{c}\text { Linear Conversion } \\ (\text { LCNV })\end{array} \begin{array}{c}\text { FUN33 } \mathbf{P} \\ \text { LCNV }\end{array}\right]$


## Expression 2 : Multiplicator + Offset method

Fill the conversion parameter table with the values of multiplier(A), divisor(B) and offset(C);
The converted result(Dn) will be generated from the source data(Sn) through the formula shown below:

$$
\mathrm{Dn}=[(\mathrm{Sn} \times \mathrm{A}) / \mathrm{B}]+\mathrm{C}
$$

The range of each operand as below:
A=1~65535
$B=1 \sim 65535$
$C=-32768 \sim 32767$
Sn=0 ~ 65535
Dn = -32768 ~ 32767


## Description of operation mode :

1. When $\mathrm{Md}=0$, the linear conversion works by expression 1, and all source data share the same parameters VmL , VMH , VsL and Vsh for conversion.
2. When $M d=1$, the linear conversion works by expression 1 , and each source data has the independent corresponding parameters VML•VMH•VSL•VSH for conversion; if there are N entries of source data, the conversion parameter table should have N groups of $\mathrm{VML}, ~ \mathrm{VMH}_{\mathrm{MH}}, ~ \mathrm{VSL}, ~ \mathrm{VsH}$ for working, there are $\mathrm{N} \times 4$ registers in the conversion parameter table.
3. When $\mathrm{Md}=2$, the linear conversion works by expression 2 , and all source data share the same parameters $A, B$ and $C$ for conversion.
4. When $\mathrm{Md}=3$, the linear conversion works by expression 2 , and each source data has the independent corresponding parameters $A, ~ B, ~ C$ for conversion; if there are $N$ entries of source data, the conversion parameter table should have $N$ groups of $A, ~ B, ~ C$ for working, there are $N \times 3$ registers in the conversion parameter table.

Arithmetical Operation Instructions

| FUN33 $P$ |
| :---: | :---: | :---: |
| LCNV | | Linear Conversion |
| :---: |
| $($ LCNV $)$ | | FUN33 $P$ |
| :---: |
| LCNV |

## Example program 1 : Mode 0 of linear conversion



Description: When $\mathrm{M} 0=1$, it will perform the mode 0 operation of linear conversion, where R100 is the starting address of the source data, R1000 is the starting address of the table of the conversion parameters VML , VMH , VSL , VsH, the quantity is 6, and R2000~R2005 will store the converted results.

Ts
R1000
R1001
R1002
R1003

| 282 |
| :---: |
| 3530 |
| 260 |
| 3650 |

VML

S

|  | $S$ |
| :---: | :---: |
|  | 282 |
| R100 | 3530 |
| R102 | 1906 |
| R103 | 0 |
| R104 | 5000 |
| 105 | -115 |


| $\Rightarrow$ |  | D |
| :---: | :---: | :---: |
|  | R2000 | 260 |
|  | R2001 | 3650 |
|  | R2002 | 1955 |
|  | R2003 | -34 |
|  | R2004 | 5184 |
|  | R2005 | -154 |



Description: When $\mathrm{M} 0=1$, it will perform the mode 1 operation of linear conversion, where R100 is the starting address of the source data, R1000 is the starting address of the table of the conversion parameters VML , VMH , VSL , VSH, the quantity is 3, and R2000~R2002 will store the converted results.

| R1000 | 282 | VmL_0 |
| :---: | :---: | :---: |
| R1001 | 3530 | Vmi_0 |
| R1002 | 260 | VsL_0 |
| R1003 | 3650 | Vsh_0 |
| R1004 | -52 | VmL_1 |
| R1005 | 1208 | Vmı_1 |
| R1006 | -38 | VsL_1 |
| R1007 | 1101 | Vsh_1 |
| R1008 | 235 | VmL_2 |
| R1009 | 4563 | VMH_2 |
| R1010 | 264 | VSL_2 |
| R1011 | 4588 | Vsh_2 |


| S |  | $\Rightarrow$ | D |  |
| :---: | :---: | :---: | :---: | :---: |
| R100 | 282 |  | R2000 | 260 |
| R101 | 1208 |  | R2001 | 1101 |
| R102 | 2399 |  | R2002 | 2426 |

Arithmetical Operation Instructions

| FUN33 P |
| :---: | :---: | :---: |
| LCNV | | Linear Conversion |
| :---: |
| $($ LCNV $)$ | | FUN33 $P$ |
| :---: |
| LCNV |

## Example program 3 : Mode 2 of linear conversion



Description: When $\mathrm{M} 0=1$, it will perform the mode 2 operation of linear conversion, where R100 is the starting address of the source data, R1000 is the starting address of the table of the conversion parameters $A, B, C$, the quantity is 6 , and R2000 $\sim R 2005$ will store the converted results.

Ts
R1000
R1001 R1002

| 985 |
| :---: |
| 1000 |
| 20 |

A

B
C

|  | S |  |  | D |
| :---: | :---: | :---: | :---: | :---: |
| R100 | 1000 | $\Rightarrow$ | R2000 | 1005 |
| R101 | 2345 |  | R2001 | 2330 |
| R102 | 3560 |  | R2002 | 3527 |
| R103 | 401 |  | R2003 | 415 |
| R104 | 568 |  | R2004 | 579 |
| R105 | 2680 |  | R2005 | 2660 |



Description: When M0 = 1, it will perform the mode 3 operation of linear conversion, where R100 is the starting address of the source data, R1000 is the starting address of the table of the conversion parameters $A, ~ B, ~ C$, the quantity is 4 , and R2000~R2003 will store the converted results.

|  | Ts |
| :---: | :---: |
| R1000 | 5000 |
| R1001 | 16380 |
| R1002 | 0 |
| R1003 | 10000 |
| R1004 | 16383 |
| R1005 | 0 |
| R1006 | 2200 |
| R1007 | 16380 |
| R1008 | -200 |
| R1009 | 1600 |
| R1010 | 16383 |
| R1011 | -100 |


|  | S |  |  | D |
| :---: | :---: | :---: | :---: | :---: |
| R100 | 8192 | $\Rightarrow$ | R2000 <br> R2001 | 2501 |
| R101 | 16383 |  |  | 10000 |
| R102 | 8190 |  | R2002 | 900 |
| R103 | 0 |  | R2003 | -100 |



- When the analog input module being used for the analog measurement, the raw reading value of the analog input can be converted into the engineering range through this instruction for display or for proceeding control operation.
- For process measurement calibration, making the linear conversion for the engineering process variable, which the measurement value from the PLC's can be corrected by the value from the standard meter's through this instruction.
- When execution control "EN"=1or from $0 \rightarrow 1$ ( $P$ instruction), this instruction will perform the multiple linear conversion operation according to the selection of $X / Y$ input; where Rs is the starting address of the source data, SI is the quantity of source data for conversion, Tx is the starting address of X conversion parameter table, Ty is the starting address of Y conversion parameter table, Tl is the quantity of $\mathrm{X} / \mathrm{Y}$ table, D is the starting address to store the converted result.
- When executing and selection $X / Y=0$, it will compare the source data with the entities of $T x$ table to find the corresponding location in Tx table (The entities in Tx table must be in ascending sequence), and then calculate the linear conversion according to the located section of Tx and Ty table;
When executing and selection $X / Y=1$, it will compare the source data with the entities of Ty table to find the corresponding location in Ty table (The entities in Ty table can either be in ascending or descending sequence), and then calculate the linear conversion according to the located section of Ty and Tx table.
- When the source data is out of all entities of table, OVR=1.
- It wouldn't execute this instruction if illegal SI or TI .

| FUN34 P | Multiple Linear Conversion <br> MLC | FUN34 $P$ <br> MLC |
| :---: | :---: | :---: |

## Expression:

. The entities of Tx conversion parameter table must be in ascending sequence to have correct linear conversion; the entities of Ty conversion parameter table can either be in ascending or descending sequence. When executing this instruction, it will search the located section by comparing entities of the table with source data, and then calculate the linear conversion according to the following expression:

$$
\begin{aligned}
& V y=\left(V x-T x \_n\right) \times\left(T y \_n+1-T y \_n / T x \_n+1-T x \_n\right)+T y \_n \text { if } X / Y=0 \\
& V x=\left(V y-T y \_n\right) \times\left(T x \_n+1-T x \_n / T y \_n+1-T y \_n\right)+T x \_n \text { if } X / Y=1
\end{aligned}
$$

.Value of $V y, ~ V x, ~ T x \_n, ~ T x \_n+1, ~ T y \_n, ~ T y \_n+1 ~ m u s t ~ b e ~-32768 ~ 32767 ~$

Figure of multiple linear conversion:
(Tx-n,Ty-n)


Multiple Linear Conversion


Description: When $\mathrm{M} 10=1, ~ \mathrm{M} 11=0$, R 0 is the starting address of source data, R99 is the quantity of source data, R1000 is the starting address of Tx conversion parameter table, R2000 is the starting address of Ty conversion parameter table, R199 is the quantity of table; the source data R0~R5 will be calculated the linear conversion according to Tx and Ty table between four sections, then store the results into D0~D5.

| \% Status Monitoring |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ref. No. | Status | Data | Ref. No. | Status | Data | Ref. Nc Status |  | Data | Ref. NoStatus |  |  |  |
| R1000 | Decimal | 0 | R2000 | Decimal | 0 | R0 | Decimal | 1000 | D0 | Decimal | 140 |  |
| R1001 | Decimal | 2000 | R2001 | Decimal | 280 | R1 | Decimal | 2500 | D1 | Decimal | 342 |  |
| R1002 | Decimal | 4000 | R2002 | Decimal | 530 | R2 | Decimal | 5600 | D2 | Decimal | 714 |  |
| R1003 | Decimal | 6000 | R2003 | Decimal | 760 | R3 | Decimal | 7500 | D3 | Decimal | 917 |  |
| R1004 | Decimal | 8000 | R2004 | Decimal | 970 | R4 | Decimal | 8000 | D4 | Decimal | 970 |  |
| R199 | Decimal | 5 |  |  |  | R5 | Decimal | 10000 | D5 | Decimal | 1180 |  |
| M10 | Enable | ON | M11 | Enable | OFF | R99 | Decimal | 6 |  |  |  | $v$ |
| StatusP | 0 Statu | uspage | StatusP | ge2/ |  |  |  |  |  |  |  |  |




Description : When $\mathrm{M} 10=1, ~ \mathrm{M} 11=0, \mathrm{R} 0$ is the starting address of source data, R99 is the quantity of source data, R1000 is the starting address of Tx conversion parameter table, R2000 is the starting address of Ty conversion parameter table, R199 is the quantity of table; the source data R0~R5 will be calculated the linear conversion according to Tx and Ty table between five sections, then store the results into D0~D5.The result value is 280 if source data $\leqq$ 2000 ; the result value is 970 if source data $\geqq 8000$.

| \% Status Monitoring |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ref. No. | Status | Data | Ref. No. | Status | Data | Ref. NiStatus |  | Data | Ref. NoStatus |  |  |  |
| R1000 | Decimal | 2000 | R2000 | Decimal | 280 | R0 | Decimal | 1000 | D0 | Decimal | 280 |  |
| R1001 | Decimal | 2000 | R2001 | Decimal | 280 | R1 | Decimal | 2000 | D1 | Decimal | 280 |  |
| R1002 | Decimimal | 4000 | R2002 | Decimal | 530 | R2 | Decimal | 3800 | D2 | Decimal | 505 |  |
| R1003 | Decimal | 6000 | R2003 | Decimal | 760 | R3 | Decimal | 7500 | D3 | Decimal | 917 |  |
| R1004 | Decimal | 8000 | R2004 | Decimal | 970 | R4 | Decimal | 8000 | D4 | Decimal | 970 |  |
| R1005 | Decimal | 8000 | R2005 | Decimal | 970 | R5 | Decimal | 10000 | D5 | Decimal | 970 |  |
| R199 | Decimal | 6 | R99 | Decimal | 6 | M10 | Enable | ON | M11 | Enable | OFF | $\checkmark$ |
| StatusP | 0 Statu | Page | StatusP | ge2/ |  |  |  |  |  |  |  |  |



Multiple Linear Conversion

|  | $\begin{aligned} & \text { N34 P } \\ & \text { 1LC } \end{aligned}$ | Multiple Linear Conversion (MLC) |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { FUN34 } \\ \text { MLC } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Example 3: |  |  |  |  |  |  |  |  |  |  |  |  |
| N002 | $\stackrel{M 10}{10}$ |  |  |  |  |  |  |  |  |  |  | $\stackrel{\text { M100 }}{(1)}$ |
|  | =\%/ Status Monitoring |  |  |  |  |  |  |  |  |  |  | $\square \square$ |
|  | Ref. No. | Status | Data | Ref. No | Status | Data | Ref. | Status | Data |  | Status | Data |
| N004 | Ri1000' | Decimal | -8000 | R2000 | Decimal | -100 | Ro | Decimal | 8100 | D0 | Decimal | -100 |
|  | R1001 | Decimal | -8000 | R2001 | Decimal | -100 | R1 | Decimal | 0 | D1 | Decimal | 950 |
|  | Rit002 | Decimal | 8000 | R2002 | Decimal | 2000 | R2 | Decimal | 4000 | D2 | Decimal | 1475 |
| N005 | R1003 | Decimal | 8000 | R2003 | Decimal | 2000 | R3 | Decimal | 8100 | D3 | Decimal | 2000 |
| N006 | R199 | Decimal | 4 |  |  |  | R4 | Decimal | -10000 | D4 | Decimal | -100 |
|  |  |  |  |  |  |  | R5 | Decimal | 10000 | D5 | Decimal | 2000 |
|  | M10 | Enable | ON | M11 | Enable | OFF | R99 | Decimal | 6 |  |  | $\checkmark$ |
|  | StatusPage0/StatusPage01/StatusPage2/ |  |  |  |  |  |  |  |  |  |  |  |

Description: When $\mathrm{M} 10=1, ~ \mathrm{M} 11=0, \mathrm{R} 0$ is the starting address of source data , R99 is the quantity of source data, R1000 is the starting address of Tx conversion parameter table, R2000 is the starting address of Ty conversion parameter table, R199 is the quantity of table; the source data R0~R5 will be calculated the linear conversion according to Tx and Ty table between three sections, then store the results into D0~D5. The result value is -100 if source data $\leqq$ -8000 ; the result value is 2000 if source data $\geqq 8000$.



Description: When M10=1, M11=0, R0 is the starting address of source data • R99 is the quantity of source data, R1000 is the starting address of Tx conversion parameter table, R2000 is the starting address of Ty conversion parameter table, R199 is the quantity of table; the source data R0~R5 will be calculated the linear conversion according to Tx and Ty table between three sections, then store the results into D0~D5.The result value is 0 if source data $\leqq$ 3276 ; the result value is 5000 if source data $\geqq 16000$.


Logical Operation Instructions

| $\begin{gathered} \text { FUN } 35 \mathrm{D} P \\ \text { XOR } \end{gathered}$ | EXCLUSIVE OR |  |
| :---: | :---: | :---: |
| $\begin{array}{r} \text { Ladder symbol } \\ \text { Operation control }- \text { EN }-\left\{\begin{array}{l} \text { 35DP.XOR } \\ \text { Sa : } \\ \text { Sb: } \\ \text { D : } \end{array}\right. \end{array}$ | - $D=0$ - Result as 0 | Sa: Source data a for exclusive or operation <br> Sb : Source data $b$ for exclusive or operation <br> D : Register storing XOR results <br> $\mathrm{Sa}, \mathrm{Sb}, \mathrm{D}$ may combine with $\mathrm{V}, \mathrm{Z}, \mathrm{P} 0 \sim \mathrm{P9}$ to serve indirect address application |


| 析 | wx | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operand | $\begin{gathered} \hline w \times 0 \\ 1 \\ w \times 240 \end{gathered}$ | $\begin{gathered} \text { WYo } \\ \text { 1 } \\ \text { WY240 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { WMO } \\ \text { । } \\ \text { WM1896 } \\ \hline \end{array}$ | $\begin{gathered} \text { wso } \\ \text { । } \\ \text { ws984 } \end{gathered}$ | $\begin{gathered} \hline \text { TO } \\ \text { । } \\ \text { T225 } \end{gathered}$ | $\begin{gathered} \mathrm{c} 0 \\ \text { । } \\ \text { c255 } \end{gathered}$ | $\begin{gathered} \mathrm{R0} \\ \text { 1 } \\ \mathrm{R} 3839 \end{gathered}$ | $\begin{gathered} \text { R3840 } \\ 1 \\ \text { R3903 } \end{gathered}$ | $\begin{gathered} \text { R } 3904 \\ \text { R } \\ \text { R } 397 \end{gathered}$ | $\begin{array}{\|c} \text { R3968 } \\ \text { I } \\ \text { R4167 } \end{array}$ | $\begin{gathered} \text { R5000 } \\ \text { 1 } \\ \text { R } \end{gathered}$ | $\begin{gathered} \text { D0 } \\ \text { } \\ \text { D4095 } \end{gathered}$ | $\begin{gathered} 16 / 32 \mathrm{bit} \\ +/- \\ \text { number } \end{gathered}$ | $\begin{aligned} & V \cdot z \\ & \text { PO P9 } \end{aligned}$ |
| Sa | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Sb | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| D |  | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ * | $\bigcirc$ * | $\bigcirc$ |  | $\bigcirc$ |

- When operation control "EN" = 1 or changes from 0 to 1 ( $\mathbf{P}$ instruction), will perform the logical XOR (exclusive or) operation of data Sa and Sb . The operation of this function is to compare the corresponding bits of Sa and $\mathrm{Sb}(\mathrm{B} 0 \sim \mathrm{~B} 15$ or $\mathrm{B} 0 \sim \mathrm{~B} 31)$, and if bits at the same position have different status, then set the corresponding bit within D as 1 , otherwise as 0 .
- After the operation, if all the bits in D are all 0 , then set the 0 flag " $\mathrm{D}=0$ " to 1 .
x0

- The instruction at left makes a logical XOR operation using the R0 and R1 registers, and stores the result in R2.

| Sa | R0 | 1 |  | 1 | 1 | 1 | 0 |  | 1 | 1 | 0 | 1 |  |  | 0 | 1 | 1 | 0 |  | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sb | R1 | 1 |  | 1 | 0 | 1 |  |  | 1 | 0 | 1 | 0 |  |  | 0 | 0 | 1 | 1 |  | 0 |

$\Omega \times 0=$ §
D

$$
\begin{array}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline \text { R2 } & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 1 & 1 \\
\hline
\end{array}
$$

| $\begin{gathered} \text { FUN } 36 \mathrm{D} P \\ \text { XNR } \end{gathered}$ | EXCLUSIVE NOR |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { FUN } 36 \mathrm{D} P \\ \text { XNR } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | wx | WY | WM | ws | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
|  | $\begin{gathered} w \times 0 \\ 1 \\ w \times 240 \end{gathered}$ | $\begin{gathered} \text { WYo } \\ \text { । } \\ \text { wY240 } \end{gathered}$ | $\begin{gathered} \text { WMO } \\ \text { I } \\ \text { WM1896 } \end{gathered}$ | $\begin{gathered} \text { wso } \\ \text { । } \\ \text { ws984 } \end{gathered}$ | $\begin{array}{\|c\|c\|} \hline \text { To } \\ \text { I } \\ \text { T255 } \end{array}$ | $\left\lvert\, \begin{array}{cc} \mathrm{Co} \\ \mathrm{I} \\ \mathrm{C} 255 \end{array}\right.$ | $\begin{array}{\|c} \text { R0 } \\ \text { I } \\ \text { R3839 } \end{array}$ | $\begin{gathered} \text { R3840 } \\ \text { । } \\ \text { R3903 } \end{gathered}$ | $\begin{gathered} \text { R3904 } \\ \text { । } \\ \text { R3967 } \end{gathered}$ | $\begin{gathered} \text { R3968 } \\ \text { । } \\ \text { R4167 } \end{gathered}$ | $\begin{gathered} \text { R5000 } \\ \text { । } \end{gathered}$ | $\begin{array}{\|c} \text { D0 } \\ \text { I } \\ \text { D4095 } \end{array}$ | $\begin{aligned} & \text { 16/32-bit } \\ & \pm \text { number } \end{aligned}$ | $\begin{gathered} V \cdot z \\ \text { Po~P9 } \end{gathered}$ |
| Sa | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Sb | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| D |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ * | $\bigcirc$ * | $\bigcirc$ |  | $\bigcirc$ |

- When operation control "EN" = 1 or changes from 0 to 1 ( $\mathbf{P}$ instruction), will perform the logical XNR (inclusive or) operation of data Sa and Sb . The operation of this function is to compare the corresponding bits of Sa and Sb (B0~B15 or B1~B31), and if the bit has the same value, then set the corresponding bit within $D$ as 1. If not then set it to 0 .
- After the operation, if the bits in D are all 0 , then set the 0 flag " $\mathrm{D}=0$ " to 1 .

- The instruction at left makes a logical XNR operation of the R0 and R1 registers, and the results are stored in the R 2 register.

> | R2 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Comparison Instructions


|  | WX | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { wxo } \\ \dot{\mid} \\ \mathrm{w} \times 240 \end{gathered}$ | $\begin{gathered} \text { WYO } \\ \text { । } \\ \text { WY240 } \end{gathered}$ | WM0 $\mid$ WM1896 | $\begin{gathered} \text { WS0 } \\ \text { ws984 } \end{gathered}$ | $\begin{array}{\|c} \mathrm{T0} \\ \text { । } \\ \text { T255 } \end{array}$ | $\begin{gathered} \text { C0 } \\ \text { । } \\ \text { C255 } \end{gathered}$ | $\begin{gathered} \mathrm{R} 0 \\ \text { 1 } \\ \mathrm{R} 3839 \end{gathered}$ | $\begin{array}{\|c} \text { R3840 } \\ 1 \\ \text { R3903 } \end{array}$ | $\left\lvert\, \begin{gathered} \text { R3904 } \\ \text { \| } \\ \text { R3967 } \end{gathered}\right.$ | $\begin{gathered} \text { R3968 } \\ \text { । } \\ \text { R4167 } \end{gathered}$ |  | $\begin{gathered} \text { D0 } \\ \text { । } \\ \text { D4095 } \end{gathered}$ | $\left\|\begin{array}{c} 16 / 32-\text { bit } \\ +/- \\ \text { number } \end{array}\right\|$ | $\begin{gathered} V \cdot z \\ \text { P0~P9 } \end{gathered}$ |
| S | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O |  | $\bigcirc$ |
| Su | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| SL | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

- When operation control "EN" = 1 or changes from 0 to 1 ( $P$ instruction), compares $S$ with upper limit Su and lower limit $S_{L}$. If $S$ is between the upper limit and the lower limit ( $S_{\mathrm{L}} \leqq \mathrm{S} \leqq S_{\mathrm{U}}$ ), then set the inside zone flag "INZ" to 1 . If the value of $S$ is greater than the upper limit $S_{u}$, then set the higher than upper limit flag " $\mathrm{S}>\mathrm{U}$ " to 1 . If the value of S is smaller then the lower limit $\mathrm{S}_{\mathrm{L}}$, then set the lower than lower limit flag " $\mathrm{S}<\mathrm{L}$ " as 1 .
- The upper limit $S_{U}$ should be greater than the lower limit $S_{L}$. If $S_{U}<S_{L}$, then the limit value error flag "ERR" will set to 1 , and this instruction will not carry out.


| FUN 40 D P BITRD | BIT READ |  |  |  |  |  |  |  |  |  |  |  |  | FUN 40 BITRD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Range | wx | WY | WM | ws | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
| Operand | $\begin{gathered} \hline w \times 0 \\ 1 \\ w \times 240 \end{gathered}$ | $\begin{gathered} \text { WYo } \\ \text { I } \\ \text { WY240 } \end{gathered}$ |  | $\begin{array}{\|c} \hline \text { wso } \\ \text { । } \\ \text { ws984 } \end{array}$ | $\begin{gathered} \hline \text { T0 } \\ \text { । } \\ \text { T255 } \end{gathered}$ | $\begin{gathered} \hline \mathrm{C} 0 \\ \text { । } \\ \text { C255 } \end{gathered}$ | $\begin{gathered} \text { R0 } \\ \text { । } \\ \text { R3839 } \end{gathered}$ | $\begin{array}{\|c} \mathrm{R} 3840 \\ \text { I } \\ \mathrm{R} 3903 \end{array}$ | $\begin{gathered} \text { R3904 } \\ \text { R } \end{gathered}$ | $\begin{gathered} \text { R3968 } \\ \text { 1 } \\ \text { R4167 } \end{gathered}$ | $\begin{gathered} \text { R5000 } \\ \text { R } \end{gathered}$ | $\begin{gathered} \text { D0 } \\ \text { I } \\ \text { D4095 } \end{gathered}$ | $\begin{gathered} \text { 16/32-bit } \\ \text { +/- number } \end{gathered}$ | $\begin{gathered} V \cdot z \\ \mathrm{PO} \sim \mathrm{Pg} \end{gathered}$ |
| S | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| N | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0~31 | $\bigcirc$ |

- When read control "EN" = 1 or changes from 0 to 1 ( $\mathbf{P}$ instruction), take the Nth bit of the $S$ data out, and put it to the output bit "OTB".
- When read control "EN" $=0$, the output "OTB" can be selected to keep at the last state ( if M1919=0) or set to zero ( if M1919=1 ).
- When the operand is 16 bit, the effective range for $N$ is $0 \sim 15$. For 32 bit operand ( $D$ instruction) it is $0 \sim 31$. N beyond this range will set the N value error flag "ERR" to 1 , and do not carry out this instruction.

- The instruction at left reads the 7th bit (X7) status from WX0 (X0~X15) and output to Y0. The results are as follows:
S


Data Movement Instructions I


- When write control "EN" = 1 or changes from 0 to 1 ( $\mathbf{P}$ instruction), will write the write bit (INB) into the Nth bit of register D.
- When the operand is 16 bit, the effective range of $N$ is $0 \sim 15$. For 32 bit ( $D$ instruction) operand it is $0 \sim 31 . N$ beyond this range, will set the N value error flag "ERR" to 1 , and do not carry out this instruction.

- The instruction at left writes the status of the write bit INB into B3 of R0. Assuming $\mathrm{X} 1=1$, the result will be as follows:


| FUN 42D P BITMV | BIT MOVE |  |  |  |  |  |  |  |  |  |  |  |  | UN 42 D BITMV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\left.\begin{array}{ll} & \text { S: Source data to be moved } \\ \text { Ns: Assign Ns bit within S as source bit }\end{array}\right\}$DRR : Destination register to be moved <br>  <br> Nd: Assign Nd bit within D as target bit <br> S, Ns, D, Nd may combine with V, Z, PO~P9 to <br> serve indirect address application |  |  |  |  |  |  |  |  |  |
|  | wx | WY | WM | ws | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
|  | $\begin{array}{\|c} \hline w \times 0 \\ 1 \\ w \times 240 \end{array}$ | $\begin{array}{\|c\|} \hline \text { WYO } \\ \text { 1 } \\ \text { WY } 240 \end{array}$ | $\begin{array}{\|c} \hline \text { WMO } \\ \text { । } \\ \text { WM1896 } \\ \hline \end{array}$ | $\begin{gathered} \hline \text { ws0 } \\ \text { । } \\ \text { ws984 } \end{gathered}$ | $\begin{gathered} \hline \text { T0 } \\ \text { । } \\ \text { T255 } \end{gathered}$ | $\begin{gathered} \hline \mathrm{C} 0 \\ \mathrm{I} \\ \mathrm{C} 255 \end{gathered}$ | $\begin{array}{\|c} \hline \text { R0 } \\ \text { । } \\ \text { R3839 } \end{array}$ | $\begin{array}{\|c} \hline \text { R3840 } \\ \text { । } \\ \text { R3900 } \end{array}$ | $\begin{gathered} \text { R3904 } \\ \text { । } \\ \text { R3967 } \end{gathered}$ | $\begin{array}{\|c} \hline \text { R3968 } \\ \text { । } \\ \text { R4167 } \end{array}$ | $\begin{array}{\|c} \text { R5000 } \\ \text { । } \\ \text { R8071 } \end{array}$ | $\begin{gathered} \text { D0 } \\ \text { । } \\ \text { D4095 } \end{gathered}$ | 16/32-bit <br> +/- number | $\begin{gathered} \hline V \cdot z \\ P 0 \sim P 9 \\ \hline \end{gathered}$ |
| S | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Ns | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0~31 | $\bigcirc$ |
| D |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ * | $\bigcirc{ }^{*}$ | $\bigcirc$ | 0~31 | $\bigcirc$ |
| Nd | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |

- When move control "EN" = 1 or changes from 0 to 1 ( $\mathbf{P}$ instruction), will move the bit status specified by Ns within $S$ into the bit specified by Nd within D.
- When the operand is 16 bit, the effective range of $N$ is $0 \sim 15$. For 32 bit ( $D$ instruction) operand the effective range is $0 \sim 31 . \mathrm{N}$ beyond this range will set the N value error flag "ERR" to 1 , and do not carry out this instruction.

| $\begin{gathered} \mathrm{XO} \\ \mathrm{EN}-1 \end{gathered}$ | 42P.BITMV |
| :---: | :---: |
|  | $\begin{array}{ll} \text { S:WX } & 0 \\ \text { Ns: } 11 & \\ \text { D: R } & 0 \\ \text { Nd: } 7 & \end{array}$ |

- The instruction at left moves the status of B11 (X11) within $S$ into the $B 7$ position within D. Except bit B7, other bits within $D$ does not change.


Data Movement Instructions I


- When move control "EN" = 1 or has a transition from 0 to 1 ( $\mathbf{P}$ instruction), will move the Ns'th nibble from within $S$ to the nibble specified by Nd within $D$. (A nibble is comprised by 4 bits. Starting from the lowest bit of the register, B 0 , each successive 4 bits form a nibble, so $\mathrm{B} 0 \sim \mathrm{~B} 3$ form nibble $0, \mathrm{~B} 4 \sim \mathrm{~B} 7$ form nibble 1, etc...)
- When the operand is 16 bit, the effective range of Ns or Nd is $0 \sim 3$. For 32 bit ( D instruction) operand the range is $0 \sim 7$. Beyond this range, will set the $N$ value error flag "ERR" to 1 , and do not carry out this instruction.


- When move control "EN" = 1 or has a transition from 0 to 1 ( $P$ instruction), move Nsth byte within $S$ to Ndth byte position within D. (A byte is comprised of 8 bits. Starting from the lowest bit of the register, B0, each successive eight bits form a byte, so B0~B7 form byte 0, B8~B15 form byte 1, etc...)
- When the operand is 16 bit, the effective range of Ns or Nd is $0 \sim 1$. For 32 bit ( $\mathbf{D}$ instruction) operand, the range is $0 \sim 3$. Beyond this range, will set the $N$ value error flag "ERR" to 1 , and do not carry out this instruction.


Data Movement Instructions I


- When exchange control "EN" = 1 or has a transition from 0 to 1 ( $P$ instruction), will exchanges the contents of register Da and register Db in 16 bits or 32 bits ( $\mathbf{D}$ instruction) format.
- X0 $\quad$ EN $-\left[\begin{array}{l}\text { 45P.XCHG } \\ \mathrm{Da}: \mathrm{R} \\ \mathrm{Db}: \mathrm{R} \\ 0 \\ 1\end{array}\right]$
- The instruction at left exchanges the contents of the 16-bit R0 and R1 registers.


$$
\Omega \times 0=5
$$



| FUN 46 SWAP | BYTE SWAP |  |  |  |  |  |  |  |  |  |  |  | FUN 46 SWAP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ladder symbol  <br> Swap control - EN $-\left[\begin{array}{c\|c\|}\hline \text { SWP. } & \text { SWA } \\ \hline\end{array}\right]$  |  |  |  | D: Register for byte data swap <br> D may combine with $\mathrm{V}, \mathrm{Z}, \mathrm{P} 0 \sim \mathrm{P} 9$ to serve indirect address application |  |  |  |  |  |  |  |  |  |
|  |  | $\begin{gathered} \text { WY } \\ \hline \text { WYo } \\ \text { । } \\ \text { WY240 } \\ \hline \end{gathered}$ | WM <br> WM0 <br> $\vdots$ <br> WM1896 | Ws <br> wso <br> । <br> ws984 | $\begin{array}{\|c\|} \hline \text { TMR } \\ \hline \text { T0 } \\ \text { । } \\ \text { T255 } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { CTR } \\ \hline \text { C0 } \\ \text { I } \\ \text { C255 } \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { HR } \\ \hline \text { R0 } \\ \text { । } \\ \text { R3839 } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { OR } \\ \hline \text { R3904 } \\ \text { । } \\ \text { R3967 } \\ \hline \end{array}$ | SR <br> R3968 <br>  <br> R4167 | $\begin{array}{\|c\|} \hline \text { ROR } \\ \hline \text { R5000 } \\ \text { I } \\ \text { R8071 } \\ \hline \end{array}$ | DR  <br>  D0 <br> ।  <br> D4095  | $\begin{array}{\|c\|} \hline \mathrm{XR} \\ \hline \mathrm{~V} \cdot \mathrm{Z} \\ \mathrm{PO} \sim \mathrm{Pg} \\ \hline \end{array}$ |  |
|  | D | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ * | $\bigcirc$ * | $\bigcirc$ | $\bigcirc$ |  |

- When swap control "EN" = 1 or has a transition from 0 to 1 ( $\mathbf{P}$ instruction), swap the data of the low byte, Byte 0 (B0~B7), and the high byte, Byte 1 (B8~B15), in the 16 bit register specified by D.


- ——EN-SWAP R 0
- The instruction at left swaps the data of the low byte (B0~B7) and the high byte (B8~B15) in R0. The results are as follows:

Byte1

$\sqrt{2} \times 0=\sqrt{5}$


Data Movement Instructions I

| FUN 47 <br> UNIT | NIBBLE UNITE |  |  |  |  |  |  |  |  |  |  |  |  | FUN 47 <br> UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ladder symbol Unite control - EN $\left\{\begin{array}{l}\text { 47P.UNIT— } \\ S: \\ N: \\ D:\end{array}\right.$ |  |  |  | ERR - N value error |  |  |  | S: Starting source register to be united <br> N : Number of nibbles to be united <br> D: Registers storing united data <br> S, N, D may combine with V, Z, P0~P9 to serve indirect address application |  |  |  |  |  |  |
|  | wx | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
|  | $\begin{gathered} \mathrm{w} \times 0 \\ 1 \\ \mathrm{w} \times 240 \end{gathered}$ | $\begin{gathered} \text { WYO } \\ 1 \\ \text { wY240 } \end{gathered}$ |  | $\begin{gathered} \text { wso } \\ \text { । } \\ \text { ws984 } \end{gathered}$ | $\begin{gathered} \hline \text { T0 } \\ \text { I } \\ \text { T255 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{C} 0 \\ 1 \\ \mathrm{c} 255 \end{array}$ | $\begin{gathered} \text { R0 } \\ \text { । } \\ \text { R3839 } \end{gathered}$ | $\begin{array}{\|c} \hline \mathrm{R} 3840 \\ 1 \\ \mathrm{R} 3903 \end{array}$ | $\begin{gathered} \text { R3904 } \\ \text { I } \\ \text { R3967 } \end{gathered}$ | R3968 \| R4167 | $\begin{gathered} \text { R5000 } \\ \text { R } \\ \text { R } \end{gathered}$ | $\begin{gathered} \hline \text { D0 } \\ \text { \| } \\ \text { D4095 } \end{gathered}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 4 \end{aligned}$ | $\begin{gathered} V \cdot z \\ P 0 \sim P 9 \end{gathered}$ |
| S | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |
| N | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| D |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ * | $\bigcirc{ }^{*}$ | $\bigcirc$ |  | $\bigcirc$ |

- When unite control "EN" = 1 or has a transition from 0 to 1 ( $\mathbf{P}$ instruction), take out the lowest nibbles NB0, of $N$ successive registers starting from $S$, and fill them into NBO, NB1, .....NBn-1 of $D$ in ascending order. Nibbles not yet filled in $D$ (when $N$ is odd) are filled with 0 . (A nibble is comprised by 4 bits. Starting from the lowest bit in the register, B0, each successive four bits form a nibble, so B0~B3 form nibble 0, B4~B7 form nibble 1, etc...).
- This instruction only provides WORD (16 bit) operand. Because of this, there are usually only 4 nibbles can be involved. Therefore the effective range of $N$ is 1~4. Beyond this range, will set the $N$ value error flag "ERR" to 1, and do not carry out this instruction.


- When distribution control "EN" = 1 or has a transition from 0 to 1 ( $\mathbf{P}$ instruction), will take $N$ successive nibbles starting from the lowest nibble NBO within S, and distribute them in ascending order into the 0 nibbles of $N$ registers starting from $D$. The nibbles other than NBO in each of the registers within $D$ are all set to zero. (A nibble is comprised by 4 bits. Starting from the lowest bit in a register, BO, each successive 4 bits form a nibble, so B0~B3 form nibble 0, B4~B7 form nibble 1, etc...)
- This instruction only provides WORD (16 bit) operand. Therefore there are usually only 4 nibbles can be involved, so the effective value of $N$ is 1~4. Beyond this range, will set the $N$ value error flag "ERR" to 1 , and do not carry out this instruction.

- The instruction at left writes NB0~NB2 from the WXO register into the NBO of the 3 consecutive registers R0~R2.


Data Movement Instructions I


- When execution control "EN"=1 or changes from $0 \rightarrow 1 \mathrm{P}$ instruction, it will perform the byte combination starting from S , length by N , and then store the results into D registers.
- This instruction will not act if invalid range of length.
- When communicating with intelligent peripheral in binary data format, this instruction may be applied to do byte combination for following word data processing.


## Example :

| M2 | 49P.BUNIT |
| :---: | :---: |
|  | S : R 1500 |
|  | N: R 999 |
|  | D : R 2500 |

Description : When M2 changes from $0 \rightarrow 1$, it will perform the byte combination starting from R1500, the length is assigned by R999, and then store the results into registers starting from R2500. It is supposed R999=10, the results of combination will store into R2500~R2504.

| High Byte |  | Low Byte |
| :--- | :--- | :---: |
| R1500 | Don't care | Byte-0 |
| R1501 | Don't care | Byte-1 |
| R1502 | Don't care | Byte-2 |
| R1503 | Don't care | Byte-3 |
| R1504 | Don't care | Byte-4 |
| R1505 | Don't care | Byte-5 |
| R1506 | Don't care | Byte-6 |
| R1507 | Don't care | Byte-7 |
| R1508 | Don't care | Byte-8 |
| R1509 | Don't care | Byte-9 |
|  |  |  |


|  | Digh Byte |  |
| :---: | :---: | :---: |
| Low Byte |  |  |
| R2500 | Byte-0 | Byte-1 |
| R2501 | Byte-2 | Byte-3 |
| R2502 | Byte-4 | Byte-5 |
| R2503 | Byte-6 | Byte-7 |
| R2504 | Byte-8 | Byte-9 |
|  |  |  |



- When execution control "EN" $=1$ or changes from $0 \rightarrow 1$ ( $P$ instruction), it will perform the byte distribution starting from S , length by N , and then store the results into D registers.
- This instruction will not act if invalid range of length.
- When communicating with intelligent peripheral in binary data format, this instruction may be applied to do byte distribution for data transmission 。


## Example :



Description : When M2 changes from $0 \rightarrow 1$, it will perform the byte distribution starting from R1000, the length is assigned by R999, and then store the results into registers starting from R1500. It is supposed R999=9, the results of distribution will store into R1500~R1508.

S

|  | High Byte | Low Byte |
| :---: | :---: | :---: |
| R1000 | Byte-0 | Byte-1 |
| R1001 | Byte-2 | Byte-3 |
| R1002 | Byte-4 | Byte-5 |
| R1003 | Byte-6 | Byte-7 |
| R1004 | Byte-8 | Don't care |

D

|  | High Byte |  |
| :---: | :---: | :---: |
| R1500 | Low Byte |  |
| R1501 | 00 | Byte-0 |
| R1502 | 00 | Byte-1 |
| R1503 | 00 | Byte-2 |
| R1504 | 00 | Byte-3 |
| R1505 | 00 | Byte-4 |
| R1506 | 00 | Byte-5 |
| R1507 | 00 | Byte-6 |
| R1508 | 00 | Byte-7 |



- When shift control "EN" = 1 or has a transition from 0 to 1 ( $P$ instruction), will shift the data of the $D$ register towards the left by N successive bits (in ascending order). After the lowest bit B0 has been shifted left, its position will be replaced by shift-in bit INB, while the status of shift-out bits B15 or B31 ( $\mathbf{D}$ instruction) will appear at shift-out bit "OTB".
- If the operand is 16 bit, the effective range of $N$ is $1 \sim 16$. For 32 bits ( $D$ instruction) operand, it is $1 \sim 32$. Beyond this range, will set the $N$ value error flag "ERR" to 1 , and do not carry out this instruction.


- When shift control "EN" = 1 or has a transition from 0 to 1 ( $\mathbf{P}$ instruction), will shift the data of $D$ register towards the right by N successive bits (in descending order). After the highest bits, B15 or B31 ( D instruction) have been shifted right, their positions will be replaced by the shift-in bit INB, while shift-out bit B0 will appear at shift-out bit "OTB".
- If the operand is 16 bit, the effective range of $N$ is 1~16. For 32 bits ( $D$ instruction) operand, it is 1~32. Beyond this range, will set the $N$ value error flag "ERR" to 1, and do not carry out this instruction.


Shifting/Rotating Instructions


- When rotate control "EN" = 1 or has a transition from 0 to 1 ( $\mathbf{P}$ instruction), will rotate the data of $D$ register towards the left by N successive bits (in ascending order, ie. in a 16 -bit instruction, $\mathrm{B} 0 \rightarrow \mathrm{~B} 1, \mathrm{~B} 1 \rightarrow \mathrm{~B} 2, \ldots$. , $B 14 \rightarrow B 15, B 15 \rightarrow B 0$. In a 32-bit instruction, $B 0 \rightarrow B 1, B 1 \rightarrow B 2, \ldots ., B 30 \rightarrow B 31, B 31 \rightarrow B 0)$. At the same time, the status of the rotated out bits B15 or B31 ( D instruction) will appear at rotate-out bit "OTB".
- If the operand is 16 bit, the effective range of $N$ is $1 \sim 16$. For 32 bits ( $D$ instruction) operand, it is $1 \sim 32$. Beyond this range, will set the $N$ value error flag "ERR" to 1, and do not carry out this instruction.
- The instruction at left rotates data from the R0
 register towards the left 9 successive bits. The results are shown below.


- When rotate control "EN" = 1 or has a transition from 0 to 1 ( $P$ instruction), will rotate the bit data of $D$ register towards the right by N successive bits (in descending order, ie. in a 16 -bit instruction, $\mathrm{B} 15 \rightarrow \mathrm{~B} 14$, $B 14 \rightarrow B 13, \ldots ., B 1 \rightarrow B 0, B 0 \rightarrow B 15$. In a 32 -bit instruction, $B 31 \rightarrow B 30, B 30 \rightarrow B 29, \ldots ., B 1 \rightarrow B 0, B 0 \rightarrow B 31)$. At the same time, the status of the rotated out BO bits will appear at the rotate-out bit "OTB".
- If the operand is 16 bit, the effective range of $N$ is 1~16. For 32 bits ( $D$ instruction) operand, it is 1~32. Beyond this range, will set the $N$ value error flag "ERR" to 1 , and do not carry out this instruction.
- The instruction at left rotates data from R0 register
 towards the right 8 successive bits. The results are shown below.



$$
\text { YO } \underset{\star}{1}
$$

Code Conversion Instructions

| $\begin{gathered} \text { FUN55 } \mathrm{D} P \\ \mathrm{~B} \rightarrow \mathrm{G} \end{gathered}$ | BINARY-CODE TO GRAY-CODE CONVERSION |  |  |  |  |  |  |  |  |  |  |  |  | $\underset{B \rightarrow G}{\text { FUN55 } D P}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ladder symbol$-\mathrm{EN}\left[\begin{array}{l} 55 \mathrm{DP} . \mathrm{B} \rightarrow \mathrm{G} \\ \mathrm{~S} \\ \mathrm{D}: \\ \mathrm{D} \end{array}\right.$ |  |  |  |  |  |  | S: Starting of source <br> D : Starting address of destination <br> S, D operand can combine V, Z, P0~P9 for index addressing |  |  |  |  |  |  |  |
| Range | wx | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
| Operand | $\begin{gathered} \text { wxo } \\ \text { I } \\ w \times 240 \end{gathered}$ | $\begin{array}{\|c} \hline \text { WYo } \\ \text { \| } \\ \text { wY240 } \end{array}$ | $\begin{gathered} \text { WMO } \\ \text { । } \\ \text { WM1896 } \end{gathered}$ | $\begin{gathered} \text { Wso } \\ \text { । } \\ \text { ws984 } \end{gathered}$ | $\begin{gathered} \hline \mathrm{TO} \\ \mathrm{I} \\ \mathrm{~T} 255 \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{C} 0 \\ \text { I } \\ \mathrm{C} 255 \\ \hline \end{array}$ | $\begin{gathered} \mathrm{R} 0 \\ \text { । } \\ \mathrm{R} 3839 \end{gathered}$ | $\begin{gathered} \text { R3840 } \\ \text { । } \\ \text { R3903 } \end{gathered}$ | $\begin{array}{\|c} \text { R3904 } \\ \text { । } \\ \text { R3967 } \end{array}$ | $\begin{gathered} \text { R3968 } \\ \text { । } \\ \text { R4167 } \end{gathered}$ | $\begin{array}{\|c} \mathrm{R} 5000 \\ 1 \\ \text { R8071 } \end{array}$ | $\begin{array}{\|c} \text { D0 } \\ \text { I } \\ \text { D4095 } \end{array}$ | 16/32-bit +/- number | $\begin{gathered} V \cdot z \\ P 0 \sim P 9 \end{gathered}$ |
| S | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |
| D |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc *$ | $\bigcirc *$ | $\bigcirc$ |  | $\bigcirc$ |

- When operation control "EN"=1 or changes from $0 \rightarrow 1$ ( $P$ instruction), it will perform the code conversion; where $S$ is the source (Binary code), and $D$ is the destination (Gray code) for storing the result.
- The conversion method shown as below


Example 1: When M0 changes from $0 \rightarrow 1$, it will perform the 16 -bit code conversion


| FUN55 $\mathrm{D} P$ <br> $\mathrm{~B} \rightarrow \mathrm{G}$ | BINARY-CODE TO GRAY-CODE CONVERSION | FUN55 $\mathrm{D} P$ <br> $\mathrm{~B} \rightarrow \mathrm{G}$ |
| :---: | :---: | :---: |

Example 2: When $\mathrm{MO}=1$, it will perform the 32 -bit code conversion

M0 55DP.B G - Converting the 32-bit Binary-code in DR0 into Gray-code, and then storing the result into DR100.

Code Conversion Instructions

| $\begin{gathered} \text { FUN56 } \mathrm{D} P \\ \mathrm{G} \rightarrow \mathrm{~B} \end{gathered}$ | GRAY-CODE TO BINARY-CODE CONVERSION |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { FUN56 } D P B \rightarrow B \\ G \rightarrow \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S : Starting of source <br> D : Starting address of destination <br> S, D operand can combine V, Z, P0~P9 for index addressing |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Range | WX | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
| Ope- <br> rand | $\begin{gathered} w \times 0 \\ 1 \\ w \times 240 \end{gathered}$ | $\begin{gathered} \text { WYo } \\ 1 \\ \text { WY240 } \end{gathered}$ | $\begin{gathered} \hline \text { WM0 } \\ \text { \| } \\ \text { WM1896 } \end{gathered}$ | $\begin{array}{\|c} \hline \text { WS0 } \\ \text { । } \\ \text { WS984 } \end{array}$ | $\begin{gathered} \hline \mathrm{TO} \\ \mathrm{I} \\ \mathrm{~T} 25 \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{C} 0 \\ 1 \\ \mathrm{C} 255 \end{array}$ | $\begin{gathered} \mathrm{R} 0 \\ \mathrm{l} \\ \mathrm{R} 3839 \end{gathered}$ | $\begin{gathered} \text { R3840 } \\ \text { I } \\ \text { R3903 } \end{gathered}$ | $\begin{gathered} \text { R3904 } \\ \text { 1 } \\ \text { R3967 } \end{gathered}$ | $\begin{gathered} \text { R3968 } \\ \text { 1 } \\ \text { R4167 } \end{gathered}$ | $\begin{gathered} \hline \text { R5000 } \\ \text { । } \\ \text { R8071 } \end{gathered}$ | $\begin{gathered} \text { D0 } \\ \text { । } \\ \text { D4095 } \end{gathered}$ | $\begin{gathered} \text { 16/32-bit } \\ \text { +/- number } \end{gathered}$ | $\begin{aligned} & V \cdot z \\ & P 0 \sim P \text { P } \end{aligned}$ |
| S | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |
| D |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ * | $\bigcirc$ * | $\bigcirc$ |  | $\bigcirc$ |

- When operation control "EN"=1 or changes from $0 \rightarrow 1$ ( P instruction), it will perform the code conversion; where $S$ is the source (Gray code), and $D$ is the destination (Binary code) for storing the result.
- The conversion method shown as below :


Example 1: When M0 changes from $0 \rightarrow 1$, it will perform the 16-bit code conversion

- M0 $\quad$ EN $|$| 56P.G $\rightarrow \mathrm{B}$ |  |
| :--- | :--- |
| $\mathrm{S}:$ | D0 |
| $\mathrm{D}:$ | D 100 |

-Converting the 16-bit Gray-code in D0 into Binary-code, and then storing the result into D100.
$D 0=1001010101010011 B \rightarrow D 100=1110011001100010 B$

| FUN56 DP <br> $\mathrm{G} \rightarrow \mathrm{B}$ | GRAY-CODE TO BINARY-CODE CONVERSION | FUN56 D P <br> $\mathrm{G} \rightarrow \mathrm{B}$ |
| :---: | :---: | :---: |

Example 2: When $\mathrm{MO}=1$, it will perform the 32 -bit code conversion


Code Conversion Instructions

| $\begin{aligned} & \text { FUN } 57 \text { P } \\ & \text { DECOD } \end{aligned}$ | DECODE |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { FUN } 57 \text { P } \\ & \text { DECOD } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | - ERR - Range error |  |  |  | S : Source data register to be decoded (16 bits) <br> $\mathrm{N}_{\mathrm{S}}$ : Starting bits to be decoded within S <br> $N_{\mathrm{L}}$ : Length of decoded value (1~8 bits) <br> D : Starting register storing decoded results (2~256 points = 1~16 words) <br> $\mathrm{S}, \mathrm{N}_{\mathrm{S}}, \mathrm{N}_{\mathrm{L}}, \mathrm{D}$ may combine with $\mathrm{V}, \mathrm{Z}, \mathrm{P} 0 \sim \mathrm{P} 9$ to serve indirect address application |  |  |  |  |  |
|  | wx | WY | WM | ws | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
|  | $\begin{array}{\|c\|} \hline \text { WX0 } \\ \vdots \\ \mathrm{w} \times 240 \end{array}$ | $\begin{gathered} \text { WYo } \\ 1 \\ \text { WY240 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { WM0 } \\ \text { । } \\ \text { WM1896 } \end{array}$ | $\begin{gathered} \hline \text { wso } \\ \text { । } \\ \text { ws984 } \end{gathered}$ | $\begin{gathered} \hline \text { T0 } \\ \text { I } \\ \text { T255 } \end{gathered}$ | $\begin{gathered} \hline \mathrm{Co} \\ \mathrm{I} \\ \mathrm{C} 255 \end{gathered}$ | $\begin{gathered} \mathrm{R} 0 \\ \text { । } \\ \mathrm{R} 3839 \end{gathered}$ | $\begin{gathered} \mathrm{R} 3840 \\ 1 \\ \text { R3903 } \end{gathered}$ | $\begin{gathered} \text { R3904 } \\ \text { 1 } \\ \text { R3967 } \end{gathered}$ | $\begin{gathered} \text { R3968 } \\ \text { I } \\ \text { R4167 } \end{gathered}$ | $\begin{gathered} \text { R5000 } \\ \text { I } \\ \text { R8071 } \end{gathered}$ | $\begin{gathered} \hline \text { D0 } \\ \text { I } \\ \text { D4095 } \end{gathered}$ | 16/32-bit <br> +/- number | $\begin{gathered} \mathrm{V} \cdot \mathrm{z} \\ \mathrm{P} 0 \sim \mathrm{Pg} \end{gathered}$ |
| S | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |
| $\mathrm{N}_{\mathrm{S}}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0~15 | $\bigcirc$ |
| $\mathrm{N}_{\mathrm{L}}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 2~256 | $\bigcirc$ |
| D |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc{ }^{*}$ | $\bigcirc *$ | $\bigcirc$ |  | $\bigcirc$ |

- This instruction, will set a single bit among the total of $2^{\mathrm{NL}}$ discrete points ( D ) to 1 and the others bit are set to 0 . The bit number to be set to 1 is specified by the value comprised by $B N_{S} \sim B N_{S}+N_{\mathrm{L}-1}$ of S (which is called the decode value, $\mathrm{BN}_{\mathrm{S}}$ is the starting bit of the decode value, and $\mathrm{BNS}_{\mathrm{S}}+\mathrm{N}_{\mathrm{L}-1}$ is the end value).
- When decode control "EN" = 1 or has a transition from 0 to 1 ( $P$ instruction), will take out the value $B N_{s} \sim$ $B N_{S}+N_{L-1}$ from $S$. And with this value to locate the bit position and set D accordingly, and set all the other bit to zero
- This instruction only provides 16 bit operand, which means S only has $\mathrm{B} 0 \sim \mathrm{~B} 15$. Therefore the effective range of $N s$ is $0 \sim 15$, and the $N_{L}$ length of the decode value is limited to $1 \sim 8$ bits. Therefore the width of the decoded result $D$ is $2^{1 \sim 8}$ points $=2 \sim 256$ points $=1 \sim 16$ words (if 16 points are not sufficient, 1 word is still occupied). If the value of $N_{S}$ or $N_{L}$ is beyond the above range, will set the range-error flag "ERR" to 1 , and do not carry out this instruction.
- If the end bit value exceeds the B15 of $S$, then will extend toward B0 of $S+1$. However if this occurs then $\mathrm{S}+1$ can't exceed the range of specific type of operand (ie. If S is of D type register then S+1 can't be D3072). If violate this, then this instruction only takes out the bits from starting bit BNs to its highest limit as the decode value.
X0 $\left.\left\lvert\, \begin{array}{l}\text { EN- }-\begin{array}{l}\text { 57P.DECOD } \\ S: W X \\ N s: 3 \\ N L: 5 \\ D: R\end{array} \\ \hline\end{array}\right.\right]$ ERR-
- The instruction at left takes out the data of five successive bits from X3 to X7 within the WX0 register and decodes it. The results are then stored in the 32-bit register starting at R2.

Length of decode value $N_{L}=5$,so bit value is formed by $X 7 \sim X 3$ (equal 9 )

$$
\sqrt{20}=\uparrow
$$

Because $N_{L}=5$, the width of $D$ is $2^{5}=32$ point $=2$ word. That is, $D$ is formed by $R 3 R 2$, and the decoded value is $01001=9$, therefore $B 9$ (the 10th point) within $D$ is set to 1 , and all other points are 0 .

| FUN 58 ENCOD | ENCODE |  |  |  |  |  |  |  |  |  |  |  |  | FUN 58 ENCOD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Encode control - EN <br> High/Low priority - H/L |  | Ladder symbol <br> $\left\{\begin{array}{l}\text { 58P.ENCOD- } \\ \mathrm{S}: \\ \mathrm{NS}: \\ \mathrm{N}_{\mathrm{L}}: \\ \mathrm{D}: \\ \end{array}\right.$ |  |  | $\begin{aligned} & -\mathrm{D}=0-\mathrm{All} \text { is } 0 \\ & \text { - ERR }- \text { Range error } \end{aligned}$ |  |  | S : Starting register to be encoded <br> $N_{S}$ : Bit position within $S$ as the encoding start point <br> $N_{L}$ : Number of encoding discrete points (2~256) <br> D : Number of register storing encoding results (1 word) <br> $\mathrm{S}, \mathrm{N}_{\mathrm{S}}, \mathrm{N}_{\mathrm{L}}, \mathrm{D}$ may combine with V, Z, P0~P9 to serve indirect address application |  |  |  |  |  |  |
| Range | WX | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
| Operand | $\begin{gathered} w \times 0 \\ \vdots \\ w \times 240 \end{gathered}$ | $\begin{gathered} \text { WYo } \\ \text { । } \\ \text { WY240 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { 末мо } \\ 1 \\ \text { Wм1896 } \end{array}$ | $\begin{gathered} \text { wso } \\ \text { I } \\ \text { ws984 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { To } \\ \text { I } \\ \text { T255 } \end{array}$ | $\begin{array}{\|c\|c} \mathrm{Co} \\ \text { I } \\ \text { C255 } \end{array}$ | $\begin{gathered} \text { R0 } \\ \text { । } \\ \text { R3839 } \end{gathered}$ | $\begin{gathered} \mathrm{R} 3840 \\ 1 \\ \text { R3903 } \end{gathered}$ | $\begin{gathered} \text { R3904 } \\ \text { । } \\ \text { R3967 } \end{gathered}$ | $\begin{gathered} \text { R3968 } \\ 1 \\ \text { R4167 } \end{gathered}$ | $\begin{gathered} \text { R5000 } \\ \text { । } \\ \text { R8071 } \end{gathered}$ | $\begin{gathered} \text { D0 } \\ \text { \| } \\ \text { D4095 } \end{gathered}$ | $\begin{gathered} 16 \text {-bit } \\ \text { +/- } \\ \text { number } \end{gathered}$ | $\begin{gathered} V \cdot z \\ \mathrm{P} \sim \sim \mathrm{Pg} \end{gathered}$ |
| S | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |
| $\mathrm{N}_{\mathrm{s}}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0~15 | $\bigcirc$ |
| $\mathrm{N}_{\mathrm{L}}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 2~256 | $\bigcirc$ |
| D |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ * | $\bigcirc$ * | $\bigcirc$ |  | $\bigcirc$ |

- When encode control "EN" = 1 or has a transition from 0 to 1 ( $\mathbf{P}$ instruction), will starting from the points specified by $N s$ within $S$, take out towards the left (high position direction) $N_{L}$ number of successive bits $B N_{S} \sim$ $B N_{S}+N_{L}-1$ ( $\mathrm{BN} N_{S}$ is called the encoding start point, and its relative bit number is $b 0 ; B N_{S}+N_{L-1}$ is called the encoding end point, and its relative bit number is $B_{L}-1$ ). From left to right do higher priority (when $H / L=1$ ) encoding or from right to left do lower priority (when $H / L=0$ ) encoding (i.e. seek the first bit with the value of 1 , and the relative bit number of this point will be stored into the low byte (B0~B7) of encoded resultant register D , and the high byte of D will be filled with 0 .

- As shown in the diagram above, for high priority encoding, the bit first to find is $b_{H}$ (with a value of 12), and for low priority encoding, the bit first to find $b_{L}$ (with a value of 4). Among the $N_{L}$ discrete points there must be at least one bit with value of 1 . If all bits are 0 , will not to carry out this instruction, and the all zero flag " $\mathrm{D}=0$ " will set to 1 .
- Because $S$ is a 16 -bit register, Ns can be $0 \sim 15$, and is used to assign a point of B0~B15 within $S$ as the encoding start point (b0). The value of $N_{L}$ can be 2~256, and it is used to identify the encoding end point, i.e. it assigns $N_{L}$ successive single points starting from the start point (b0) towards the left (high position direction) as the encoding zone (i.e. $\mathrm{b} 0 \sim \mathrm{bN} \mathrm{L}_{\mathrm{L}}$ ). If the value of Ns or NL exceeds the above value, then do not carry out this instruction, and set the range-error flag "ERR" as 1.

| FUN 58 P <br> ENCOD | ENCODE | FUN 58 P <br> ENCOD |
| :---: | :---: | :---: |

- If the encoding end point (bNL-1) beyond the B 15 of S , then continue extending towards $\mathrm{S}+1, \mathrm{~S}+2$, but it must not exceed the range of specific type of operand. If it goes beyond this, then this instruction can only take the discrete points between b0 and the highest limit into account for encoding.

- The instruction at left is a high priority encode example. When X0 goes from 0 to 1, will take out toward left 36 successive bits starting from B9 (b0) specified by Ns within S , and perform high priority encoding (because $H / L=1$ ). That is, starting from b35 (encoding end point), move right to find the first bit with the value of 1 . The resultant value of this example is b26, so the value of $D$ is $001 \mathrm{AH}=26$, as shown in the diagram below.

The first bit with the value of 1 $\qquad$
for high priority encoding

| $\underset{\substack{\text { FUN } 59 \\ \rightarrow 7 S G}}{ }$ | 7-SEGMENT CONVERSION |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { FUN } 59 \text { P } \\ \rightarrow 7 S G \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ladder symbol |  |  |  |  | ERR - N value error |  |  | S : Source data to be converted <br> N : The nibble number within S for conversion <br> D : Register storing 7-segment result <br> $\mathrm{S}, \mathrm{N}, \mathrm{D}$ may combine with $\mathrm{V}, \mathrm{Z}, \mathrm{P} 0 \sim \mathrm{P} 9$ to serve indirect address application |  |  |  |  |  |  |
|  | Wx | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
|  | $\begin{gathered} \text { wxo } \\ 1 \\ w \times 240 \end{gathered}$ | $\begin{gathered} \text { WYo } \\ \text { । } \\ \text { WY240 } \end{gathered}$ | $\begin{gathered} \text { WMO } \\ \text { । } \\ \text { WM1896 } \end{gathered}$ | $\begin{gathered} \hline \text { WS0 } \\ \text { । } \\ \text { ws984 } \end{gathered}$ | $\begin{gathered} \hline \text { T0 } \\ \text { I } \\ \text { T255 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{C} 0 \\ \mathrm{I} \\ \mathrm{C} 255 \end{array}$ | $\begin{gathered} \text { R0 } \\ \text { । } \\ \text { R3839 } \end{gathered}$ | $\begin{gathered} \text { R3840 } \\ \text { । } \\ \text { R3903 } \end{gathered}$ | $\begin{gathered} \text { R3904 } \\ \text { । } \\ \text { R3967 } \end{gathered}$ | $\begin{gathered} \text { R3968 } \\ \text { । } \\ \text { R4167 } \end{gathered}$ | $\begin{gathered} \text { R5000 } \\ \text { । } \\ \text { R8071 } \end{gathered}$ | $\begin{gathered} \text { D0 } \\ \text { I } \\ \text { D4095 } \end{gathered}$ | $\begin{gathered} \hline \text { 16-bit } \\ \text { +/- } \\ \text { number } \end{gathered}$ | $\begin{aligned} & V \cdot z \\ & P 0 \sim P 9 \end{aligned}$ |
| S | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| N | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0~3 | $\bigcirc$ |
| D |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc *$ | $\bigcirc *$ | $\bigcirc$ |  | $\bigcirc$ |

- When conversion control "EN" = 1 or has a transition from 0 to 1 ( $P$ instruction), will convert $N+1$ number of nibbles (A nibble is comprised by 4 successive bits, so B0~B3 of S form nibble 0 , $\mathrm{B} 4 \sim \mathrm{~B} 7$ form nibble 1, etc...) within $S$ to 7 -segment code, and store the code into a low byte of $D$ (High bytes does not change). The 7 segment within $D$ are put in sequence, with "a" segment placed at $B 6$, "b" segment at $B 5, \ldots ., " g "$ segment at $B 0$. B 7 is not used and is fixed as 0 . For details please refer the " 7 -segment code and display pattern table".
- Because this instruction is limited to 16 bits, and S only has 4 nibbles (NB0~NB3), the effective range of N is $0 \sim 3$. Beyond this range, will set the $N$ value flag error "ERR" to 1 , and does not carry out this instruction.
- Care should be taken on total nibbles to be converted is $\mathrm{N}+1$. $\mathrm{N}=0$ means one digit to convert, $\mathrm{N}=1$ means two digits to convert etc...
- When using the FATEK 7-segment expansion module(FBs-7SGxx) and the FUN84 (7SEG) handy instruction for mixing decoding and non-decoding application, FUN59 and FUN84 can be combined to simplify the program design.

Code Conversion Instructions

| FUN 59 P <br> $\rightarrow 7 S G$ | 7－SEGMENT CONVERSION | FUN 59 P <br> $\rightarrow 7 S G$ |
| :---: | :---: | :---: |

$\langle$ Example 1$\rangle$ When M1 OFF $\rightarrow$ ON，convert hexadecimal to 7－Segment
－${ }^{\text {M1 }} \quad$ EN $\left[\begin{array}{l}\text { 59P．} \rightarrow \text { 7SG } \\ S: R 0 \\ N: 0 \\ D: R 100\end{array}\right]$ ERR
－Figure left shown the conversion of first digit（nibble）of R0 to 7－segment and store in low byte of R100，the high byte of R100 remain unchanged．

| $\mathrm{RO}=0001 \mathrm{H}$ | Original | $\mathrm{R} 100=0000 \mathrm{H}$ |
| :--- | :--- | :--- |
|  | $\rightarrow$ | $\mathrm{R} 100=0030 \mathrm{H}(1)$ |

〈Example 2〉 When M1 ON，convert the hexadecimal to 7－Segment


〈Example 3〉 When M1 ON，converting hexadecimal to 7－Segment
－Instruction at left will convert the first，second and third digit of R0 to 7－segment and store in R100 and R101．
－The low byte of R100 stores first digit．
－The high byte of R100 stores second digit．
－The low byte of R101 stores third digit．
－The high byte of R10 remain unchanged．
$\mathrm{R} 0=0 \mathrm{~A} 48 \mathrm{H}$
Original $\mathrm{R} 101=0000 \mathrm{H}$
$\rightarrow \quad \mathrm{R} 100=337 \mathrm{FH}$（48）
R101 $=0077 \mathrm{H}$（A）

〈Example 4 〉 When M1 ON，convert hexadecimal to 7－Segment

－Instruction at left will convert 1～4 digit of R0 to
7－segment and store in R100 and R101．
－The low byte of R100 stores first digit．
－The high byte of R100 stores second digit．
－The low byte of R101 stores third digit．
－The high byte of R10 stores $4^{\text {th }}$ digit．

$$
\mathrm{R} 0=2790 \mathrm{H} \quad \rightarrow \quad \mathrm{R} 100=7 \mathrm{~B} 7 \mathrm{EH}(90)
$$

R101=6D72H (27)

| $\underset{\rightarrow}{\text { FUN } 59 ~ P}$ | 7-SEGMENT CONVERSION |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { FUN } 59 \text { P } \\ \rightarrow 7 S G \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Nibble data of S |  | 7-segment display format | Low byte of D |  |  |  |  |  |  |  | Display pattern |
| Hexadecimal number | Binary number |  | B7 | $\begin{gathered} \mathrm{B} 6 \\ \mathrm{a} \end{gathered}$ | $\begin{gathered} \text { B5 } \\ \text { b } \end{gathered}$ | B4 | $\begin{gathered} \mathrm{B} 3 \\ \mathrm{~d} \end{gathered}$ | $\begin{gathered} \mathrm{B} 2 \\ \mathrm{e} \end{gathered}$ | $\begin{gathered} \mathrm{B} 1 \\ \mathrm{f} \end{gathered}$ | $\begin{gathered} \mathrm{B0} \\ \mathrm{~g} \end{gathered}$ |  |
| 0 | 0000 |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  |
| 1 | 0001 |  | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |  |
| 2 | 0010 |  | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | $\square$ |
| 3 | 0011 |  | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 7 |
| 4 | 0100 |  | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | $4$ |
| 5 | 0101 |  | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | $\square$ |
| 6 | 0110 |  | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | $\square$ |
| 7 | 0111 |  | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | $\sqrt{7}$ |
| 8 | 1000 |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\pi$ |
| 9 | 1001 |  | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 4 |
| A | 1010 |  | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | $\sqrt{8}$ |
| B | 1011 |  | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | $\square$ |
| C | 1100 |  | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | $\sqrt{b}$ |
| D | 1101 |  | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | $\square$ |
| E | 1110 |  | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | $\square$ |
| F | 1111 |  | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 5 |
| 7-segment display pattern table |  |  |  |  |  |  |  |  |  |  |  |

Code Conversion Instructions

| $\begin{gathered} \text { FUN } 60 \text { P } \\ \rightarrow \text { ASC } \end{gathered}$ | ASCII CONVERSION |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { FUN } 60 \text { P } \\ \rightarrow \text { ASC } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ladder symbol <br> Conversion control - EN $-\left[\begin{array}{l}60 \mathrm{P} . \rightarrow \text { ASC- } \\ \mathrm{S}: \\ \mathrm{D}:\end{array}\right.$ <br> S : Alphanumerics to be converted into ASCII cod <br> D : Starting register storing ASCII results |  |  |  |  |  |  |  |  |  |  |  |  |
|  | WY | WM | Ws | TMR | CTR | HR | OR | SR | ROR | DR | Alphanumeric |  |
|  | $\begin{gathered} \text { WYo } \\ \text { । } \\ \text { wY240 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { WMO } \\ \text { । } \\ \text { WM1896 } \end{array}$ | $\begin{gathered} \text { WSO } \\ \text { । } \\ \text { ws984 } \end{gathered}$ | $\begin{gathered} \text { TO } \\ \text { । } \\ \text { T255 } \end{gathered}$ | $\begin{gathered} \text { C0 } \\ \text { । } \\ \text { C255 } \end{gathered}$ | $\begin{gathered} \text { R0 } \\ \text { । } \\ \text { R3839 } \end{gathered}$ | $\begin{gathered} \text { R3904 } \\ \text { । } \\ \text { R3967 } \end{gathered}$ | $\begin{gathered} \text { R3968 } \\ \text { । } \\ \text { R4167 } \end{gathered}$ | $\begin{gathered} \mathrm{R} 5000 \\ \text { । } \\ \text { R8071 } \end{gathered}$ | $\begin{gathered} \text { D0 } \\ \text { । } \\ \text { D4095 } \end{gathered}$ | $1 \sim 12$ <br> alphanumeric |  |
|  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ |  |
|  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ * | $\bigcirc *$ | $\bigcirc$ |  |  |

- When conversion control "EN" = 1 or has a transition from 0 to 1 ( $P$ instruction), will convert alphabets and numbers stored in S (S has a maximum of 12 alphanumeric character) into ASCII and store it into registers starting from D. Each 2 alphanumeric characters occupy one 16-bit register.
- The application of this instruction, most often, stores alphanumeric information within a program, and waits until certain conditions occur, then converts this alphanumeric information into ASCII and conveys it to external display devices which can accept ASCII code.
- The instruction at left converts the 6 alphabets -ABCDEF into ASCII then stores it into 3 successive
$\cdot \quad$ EN $\left[\begin{array}{l}\text { 60P. } \rightarrow \text { ASC } \\ S: \text { ABCDEF } \\ D: R O\end{array}\right]$ ERR
s

Alphabet ABCDEF

D

|  | High Byte | Low Byte |
| :---: | :---: | :---: |
| R0 | 42 (B) | 41 (A) |
| R1 | 44 (D) | 43 (C) |
| R2 | 46 (F) | 45 (E) |



- When conversion control "EN" = 1 or has a transition from 0 to 1 ( $P$ instruction), will convert the hour: minute: second data of $\mathrm{S} \sim \mathrm{S}+2$ into an equivalent value in seconds and store it into the 32-bit register formed by combining $D$ and $D+1$. If the result $=0$, then set the " $D=0$ " flag as 1 .
- Among the FBs-PLC instructions, the hour: minute: second time related instructions (FUN61 and 62) use 3 words of register to store the time data, as shown in the diagram below. The first word is the second register, the second word is the minute register, and finally the third word is the hour register, and in the 16 bits of each register, only $\mathrm{B} 14 \sim \mathrm{~B} 0$ are used to represent the time value. While bit B 15 is used to express whether the time values are positive or negative. When B 15 is 0 , it represents a positive time value, and when B 15 is 1 it represents a negative time value. The $\mathrm{B} 14 \sim \mathrm{~B} 0$ time value is represented in binary, and when the time value is negative, $\mathrm{B} 14 \sim \mathrm{~B} 0$ is represented with the 2 's complement. The number of seconds that results from this operation is the result of summation of seconds from the three registers representing hours: minutes: seconds.


The B15 of each registers is used to represent the sign of each time value
- Besides FUN61 or 62 instruction which treat hour: minute: second registers as an integral data, other instructions treat it as individual registers.
- The example program at below converts the hour: minute: second data formed by R20~R22 into their equivalent value in seconds then stored in the 32-bit register formed by R50~R51. The results are shown below.


Code Conversion Instructions


- When conversion control "EN" = 1 or has a transition from 0 to 1 ( $\boldsymbol{P}$ instruction), will convert the second data from the S~S+1 32-bit register into the equivalent hour : minute : second time value and store it in the three successive registers $D \sim D+2$. All the data in this instruction is represented in binary (if there is a negative value it is represented using the 2's complement.)


The bit B31 of the second register is used as the sign bit of the second value.

|  |  |
| :---: | :---: |
| D (sec) | $-59 \mathrm{sec} \sim 59 \mathrm{sec}$ |
| $\mathrm{D}+1$ (min) | -59 min $\sim 59 \mathrm{~min}$ |
| $\mathrm{D}+2$ (hr) | $-32768 \mathrm{hr} \sim 32767 \mathrm{hr}$ |

The bits B15 of each register are used as the sign bit of the hour : minute : second value.

- As shown in the diagram above, after convert to hour : minute : second value, the minute : second value can only be in the range of -59 to 59, and the hour number can be in the range of -32768 to 32767 hours. Because of this, the maximum limit of $D$ is -32768 hours, -59 minutes, -59 seconds to 32767 hours, 59 minutes, 59 seconds, the corresponding second value of $S$ which is in the range of -117968399 to 117964799 seconds. If the $S$ value exceeds this range, this instruction cannot be carried out, and will set the over range flag "OVR" to 1 . If $S=0$ then result is 0 flag " $D=0$ " will be set to 1 .
- The program in the diagram below is an example of this instruction. Please note that the content of the registers are denoted by hexadecimal, and on the right is its equivalent value in decimal notation.


| R0 | 5D17H | 6315287 sec |
| :---: | :---: | :---: |
| R1 | 0060H |  |
| 及 $\times 0=$ 个 |  |  |
| R10 | 002FH | 47 sec |
| R11 | 000EH | 14 min |
| R12 | 06DAH | 1754 hr |



- When conversion control "EN" =1 or changes from $0 \rightarrow 1(P$ instruction), it will convert the $N$ successive hexadecimal ASCII character('0'~'9','A' $\sim$ ' ${ }^{\prime}$ ') convey by 16 bit registers (Low Byte is effective) into hexadecimal value, and store the result into the register starting with D. Every 4 ASCII code is stored in one register. The nibbles of register, which does not involve in the conversion of ASCII code will remain unchanged.
- The conversion will not be performed when N is 0 or greater than 511 .
- When there is ASCII error (neither $30 \mathrm{H} \sim 39 \mathrm{H}$ nor $41 \mathrm{H} \sim 46 \mathrm{H}$ ), the output "ERR" is ON.
- The main purpose of this instruction is to convert the hexadecimal ASCII character (' 0 ' $\sim$ ' $9^{\prime},{ }^{\prime} \mathrm{A}^{\prime} \sim$ ' $\mathrm{F}^{\prime}$ ), which is received by communication port1 or communication port2 from the external ASCII peripherals, to the hexadecimal values that the CPU can process directly.

Code Conversion Instructions

| $\begin{gathered} \text { FUN } 63 \text { P } \\ \rightarrow \text { HEX } \end{gathered}$ | CONVERSION | E TO HEXADECIMAL VALUE | $\begin{gathered} \text { FUN } 63 \text { P } \\ \rightarrow \text { HEX } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 〈Example 1＞When M1 from OFF $\rightarrow$ ON，ASCII code converted to hexadecimal value． |  |  |  |
|  | EN63P．$\rightarrow$ HEX <br> $\mathrm{S}: \mathrm{RO}$ <br> $\mathrm{N}: 1$ <br> $\mathrm{D}: \mathrm{R} 100$ | －Converts the ASCII code of RO into hexadecimal value and store to nibble0（nibble1～nibble3 remain unchanged）of R100 |  |
| Originally R100 $=0000 \mathrm{H}$ |  |  |  |
| $\mathrm{R} 0=0039 \mathrm{H}$（9） $\boldsymbol{\rightarrow}$ ， R |  |  |  |

〈Example 2〉 When M1 is ON，ASCII code converted to hexadecimal value．
M1 63．$\rightarrow$ HEX
－EN
S ：R0
N： 2
D ：R100
－Converts the ASCII code of R0 and R1 into hexadecimal value and store to low byte（high byte remain unchanged）of R100

$$
\begin{array}{lr}
\mathrm{R} 0=0039 \mathrm{H}(9) & \text { Originally } \mathrm{R} 100=0000 \mathrm{H} \\
\mathrm{R} 1=0041 \mathrm{H}(\mathrm{~A}) \rightarrow \mathrm{R} 100=009 \mathrm{AH}
\end{array}
$$

〈Example 3〉 When M1 is ON，ASCII code converted to hexadecimal value．

－M1 + EN $|$| 63．$\rightarrow$ HEX |
| :--- |
| $S: R 0$ |
| $N: 3$ |
| $D: R 100$ |

－Converts the ASCII code of R0 and R1 into hexadecimal value and store result into R100（nibble 3 remain unchanged）

```
RO=0039H (9) Originally R100 = 0000H
R1=0041H (A)
R2=0045H (E) }->\quad\textrm{R}100=09AE
```

〈Example 4＞When M1 is ON，ASCII code converted to hexadecimal value．

| －M1 $\quad$ EN | $\begin{aligned} & \text { 63. } \rightarrow \text { HEX } \\ & S: \text { RO } \\ & N: 6 \\ & D: R 100 \end{aligned}$ | －Converts the ASCII code of R0～R5 into hexadecimal value and store it to R100～R101 |
| :---: | :---: | :---: |
| $\mathrm{R} 0=0031 \mathrm{H}$（1） | Originally $\mathrm{R} 100=0000 \mathrm{H}$ |  |
| $\mathrm{R} 1=0032 \mathrm{H}$（2） | $\mathrm{R} 101=0000 \mathrm{H}$ |  |
| $\mathrm{R} 2=0033 \mathrm{H}$（3） |  |  |
| $\mathrm{R} 3=0034 \mathrm{H}$（4） |  |  |
| $\mathrm{R} 4=0035 \mathrm{H}(5) \rightarrow$ | $\mathrm{R} 100=3456 \mathrm{H}$ |  |
| $\mathrm{R} 5=0036 \mathrm{H}$（6） | $\mathrm{R} 101=0012 \mathrm{H}$ |  |


| $\begin{gathered} \text { FUN } 64 \text { P } \\ \rightarrow \text { ASCII } \end{gathered}$ | CONVERSION OF HEXADECIMAL VALUE TO ASCII CODE |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { FUN } 64 \text { P } \\ \rightarrow \text { ASCII } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S: Starting source register <br> N : Number of hexadecimal digit to be converted to ASCII code. <br> D : The starting register storing result. <br> S, N, D, can associate with V, Z, P0~P9 to do the indirect addressing application. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | WX | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
|  | $\begin{array}{\|c\|} \hline w \times 0 \\ 1 \\ w \times 240 \\ \hline \end{array}$ | $\begin{gathered} \text { WYo } \\ \text { } \\ \text { WY240 } \end{gathered}$ |  | $\begin{gathered} \text { Ws0 } \\ \text { I } \\ \text { ws984 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { T0 } \\ \text { I } \\ \text { T255 } \\ \hline \end{array}$ | $\begin{gathered} \hline \mathrm{C} 0 \\ \mathrm{I} \\ \mathrm{C} 255 \end{gathered}$ | $\begin{gathered} \text { R0 } \\ \text { । } \\ \text { R3839 } \end{gathered}$ | $\begin{array}{\|c} \hline \text { R3840 } \\ \text { । } \\ \text { R3903 } \end{array}$ | $\begin{array}{\|c} \mathrm{R} 3904 \\ 1 \\ \mathrm{R} 3967 \end{array}$ | $\begin{gathered} \text { R3968 } \\ \text { । } \\ \text { R4167 } \end{gathered}$ | $\begin{array}{\|c} \text { R5000 } \\ 1 \\ \text { R871 } \end{array}$ | $\begin{array}{\|c\|} \hline \text { D0 } \\ \text { । } \\ \text { D4095 } \\ \hline \end{array}$ | $\begin{gathered} \text { 16-bit } \\ + \text { number } \end{gathered}$ | $\begin{aligned} & \mathrm{V} \cdot \mathrm{Z} \\ & \mathrm{P} 0 \sim \mathrm{Pg} \end{aligned}$ |
| S | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |
| N | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 1~511 | $\bigcirc$ |
| D |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc{ }^{*}$ | $\bigcirc$ * | $\bigcirc$ |  | $\bigcirc$ |

- When conversion control "EN" $=1$ or changes from $0 \rightarrow 1$ ( P instruction), will convert the N successive nibbles of hexadecimal value in registers start from S into ASCII code, and store the result to low byte (high byte remain unchanged) of the registers which start from $D$.
- The conversion will not be performed when the value of N is 0 or greater than 511 .
- The main purpose of this instruction is to convert the numerical value data, which PLC has processed, to ASCII code and transmit to ASCII peripherals by communication port1 or communication port 4.

Code Conversion Instructions

| FUN 64 P <br> $\rightarrow$ ASCII | CONVERSION OF HEXADECIMAL VALUE TO ASCII CODE |
| :---: | :---: | :---: | | FUN 64 P |
| :---: |
| $\rightarrow$ ASCII |

$\langle$ Example 1$\rangle$ When M1 changes from OFF $\rightarrow \mathrm{ON}$ ，it converts hexadecimal value to ASCII code．


〈Example 2〉 When M1 is ON，it converts hexadecimal value to ASCII code．

.$\quad$| M1 |
| :--- |
| $\bullet$ |
|  |
| $D: R 100$ |

－Converts the NB0～NB1 of R0 to ASCII code and stores it into R100～R101（high bytes remain unchanged）．
$\mathrm{RO}=009 \mathrm{AH} \quad \rightarrow \quad \mathrm{R} 100=0039 \mathrm{H}(9)$

$$
\mathrm{R} 101=0041 \mathrm{H}(\mathrm{~A})
$$

〈Example 3〉 When M1 is ON，it converts hexadecimal value to ASCII code．


〈Example 4〉 When M1 is ON，it converts hexadecimal value to ASCII code．
M1－64．SC
－EN
S：R0
N： 6
D：R100
$\mathrm{RO}=3456 \mathrm{H} \quad \rightarrow \quad \mathrm{R} 100=0031 \mathrm{H}$（1）
$\mathrm{R} 1=0012 \mathrm{H}$
$\mathrm{R} 101=0032 \mathrm{H}$（2）
$\mathrm{R} 102=0033 \mathrm{H}$（3）
$\mathrm{R} 103=0034 \mathrm{H}(4)$
$\mathrm{R} 104=0035 \mathrm{H}(5)$
$\mathrm{R} 105=0036 \mathrm{H}$（6）
－Converts the NB0～NB5 of R0～R1 to ASCII code and stores it into R100～R105


- When end control "EN" = 1, this instruction is activated. Upon executing the END instruction and "EN" = 1, the program flow will immediately returns to the starting point (0000M) to restart the next scan - i.e. all the programs after the END instruction will not be executed. When "EN" $=0$, this instruction is ignored, and programs after the END instruction will continue to be executed as the END instruction is not exist.
- This instruction may be placed more than one point within a program, and its input (end control "EN") controls the end point of program execution. It is especially useful for debugging and for testing.
- It's not necessary to put any END instructions in the main program, CPU will automatic restart to start point when reach the end of main program.


[^0]Flow Control Instructions II

| FUN 65 <br> LBL | LABEL |  |  |  | $\begin{gathered} \text { FUN } 65 \\ \text { LBL } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Ladder symbol |  |  |  |  |  |
| $\left[\begin{array}{l\|l\|}65 . \\ \text { LBL } & S\end{array}\right.$ |  |  |  |  |  |

- This instruction is used to make a tag on certain address within a program, to provide a target address for execution of JUMP, CALL instruction and interrupt service. It also can be used for document purpose to improve the readability and interpretability of the program.
- This instruction serves only as the program address marking to provide the control of procedure flow or for remark. The instruction itself will not perform any actions; whether the program contains this instruction or not, the result of program execution will not be influenced by this instruction.
- The label name can be formed by any $1 \sim 6$ alphanumeric characters and can't be duplicate in the same program. The following label names are reserved for interrupt function usage. These "reserved words", can't be used for normal program labels.

| Reserved words | Description |
| :---: | :---: |
| $\begin{aligned} & \text { X0+I~X15+I }(\text { INTO~INT15 }) \\ & \text { X0-I~X15-I }(\text { INT0 } \sim \text { INT15- }) \end{aligned}$ | labels for external input (X0~X15) interrupt service routine. |
| HSCOI~HSC7I | labels for high speed counter HSCO~HSC7 interrupt service routine. |
| ```1MSI (1MS) , 2MSI (2MS) , 3MSI (3MS) , 4MSI (4MS),5MSI (5MS) ,10MSI (10MS) 50MSI (50MS) , 100MSI (100MS)``` | Labels for 8 kinds of internal timer interrupt service routine. |
| HSTAI (ATMRI) , HSTOI~HST3I | Label for High speed fixed timer interrupt service routine. |
| PSOOI~PSO3I | Labels for the pulse output command finished interrupt service routine. |

Only the interrupt service routine can use the label names listed on above table, if mistaken on using the reserved label on the normal subroutine can cause the CPU fail or unpredictable operation.

The label of following diagram illustration served only as program remarks (it is not treated as a label for call or jump target). For the application of labeling in jump control, please refer to JMP instruction for explanation. As to the labeling serves as subroutine names, please refer to CALL instruction for details.



- When jump control "EN"=1 or changes from $0 \rightarrow 1$ ( $P$ instruction), PLC will jump to the location behind the marked label and continuous to execute the program.
- This instruction is especially suit for the applications where some part of the program will be executed only under certain condition. This can shorter the scan time while not executes the whole program.
- This instruction allows jump backward (i.e. the address of LBL is comes before the address of JMP instruction). However, care should be taken if the jump action cause the scan time exceed the limit set by the watchdog timer, the WDT interrupt will be occurred and stop executing.
- The jump instruction allows only for jumping among main program or jumping among subroutine area, it can't jump across main/subroutine area.

- In the left diagram, when $X 0=1$, the program will jump directly to the LBL position named PATHB and continuing to execute program B . Therefore it will skip the program A and none of the instructions of program A will be executed. The status of registers and the coils associated with program A will keep unchanged (as if there is no program section $A$ ).

Flow Control Instructions II

| FUN 67 P CALL | CALL |  |  |  | FUN 67 P CALL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Ladder symbol |  |  |  |  |  |
| $\text { ntrol-EN }\left[\begin{array}{c} 67 P \\ \text { CALL } \end{array}\right] \text { LBL }$ |  |  | LBL : The subroutine label name to be called. |  |  |

- When call control "EN"=1 or changes from $0 \rightarrow 1$ ( $P$ instruction), PLC will call (perform) the subroutine bear the same label name as the one being called. When execute the subroutine, the program will execute continuous as normal program does but when the program encounter the RTS instruction then the flow of the program will return back to the address immediately after the CALL instruction.
- All the subroutines must end with one "return from subroutine instruction RTS" instruction; otherwise it will cause executing error or CPU shut down. Nevertheless, an RTS instruction can be shared by subroutines (so called as multiple entering subroutines; even though the entry points are different, they have a same returning path) as illustrated in the right diagram subroutine SUB1~3.
- When main program called a subroutine, the subroutine also can call the other subroutines (so called the nested subroutines) for up to 5 levels at the most (include the interrupt routine).


Main program area
Subroutine area

- Interrupt service programs (HSCOI~HSC7I, PSOOI~PSO3I, X0 $\quad$ I $\sim$ X15 $+I / I N T 0 \sim I N T 15, ~ X O-I \sim X 15-I$ /INTO-~INT15-, HSTAI / ATMRI, 1MSI / 1MS, 2MSI / 2MS , 3MSI / 3MS , 4MSI / 4MS , 5MSI / 5MS , $10 \mathrm{MSI} / 10 \mathrm{MS}, ~ 50 \mathrm{MSI} / 50 \mathrm{MS}, 100 \mathrm{MSI} / 100 \mathrm{MS}$ ) are also a kind of subroutine. It is also placed in sub program area. However, the calling of interrupt service program is triggered off by the signaling of hardware to make the CPU perform the corresponding interrupt service program (which we called as the calling of the interrupt service program). The interrupt service program can also call subroutine or interrupted by other interrupts with higher priority. Since it is also a subroutine (which occupied one level), it can only call or interrupted by 4 levels of subroutine or interrupt service program. Please refer to RTI instruction for explanation.

| FUN 68 <br> RTS | RETURN FROM SUBROUTINE | FUN 68 <br> RTS |
| :---: | :---: | :---: |
|  | $\underline{\text { Ladder symbol }}$ |  |
|  | $\square$ |  |

- This instruction is used to represent the end of a subroutine. Therefore it can only appear within the subroutine area. Its input side has no control signal, so there is no way to serially connect any contacts. This instruction is self sustain, and is directly connected to the power line.
- When PLC encounter this instruction, it means that the execution of a subroutine is finished. Therefore it will return to the address immediately after the CALL instruction, which were previously executed and will continue to execute the program.
- If this instruction encounters any of the three flow control instructions MC, SKP, or JMP, then this instruction may not be executed (it will be regarded as not exist). If the above instructions are used in the subroutine and causing the subroutine not to execute the RTS instruction, then PLC will halt the operation and set the M1933( flow error flag) to 1. Therefore, no matter what the flow is going, it must always ensure that any subroutine must be able to execute a matched RTS instruction.
- For the usage of the RTS instruction please refer to instructions for the CALL instruction.

Flow Control Instructions II

| $\begin{gathered} \text { FUN } 69 \\ \text { RTI } \end{gathered}$ | RETURN FROM INTERRUPT | $\begin{gathered} \text { FUN } 69 \\ \text { RTI } \end{gathered}$ |
| :---: | :---: | :---: |
| Ladder symbol |  |  |
|  |  |  |

- The function of this instruction is similar to RTS. Nevertheless, RTS is used to end the execution of sub program, and RTI is used to end the execution of interrupt service program. Please refer to the explanation of RTS instruction.
- A RTI instruction can be shared by more than one interrupt service program. The usage is the same as the sharing of an RTS by many subroutines. Please refer to the explanation of CALL instruction.
- The difference between interrupts and call is that the sub program name (LBL) of a call is defined by user, and the label name and its call instruction are included in the main program or other sub program. Therefore, when PLC performs the CALL instruction and the input "EN"=1 or changes from $0 \rightarrow 1$ ( instruction), the PLC will call (execute) this sub program. For the execution of interrupt service program, it is directly used with hardware signals to interrupt CPU to pause the other less important works, and then to perform the interrupt service program corresponding to the hardware signal (we call it the calling of interrupt service program). In comparing to the call instruction that need to be scanned to execute, the interrupt is a more real time in response to the event of the outside world. In addition, the interrupt service program cannot be called by label name; therefore we preserve the special "reserved words" label name to correspond to the various interrupts offered by PLC (check FUN65 explanation for details). For example, the reserved word $\mathrm{XO} 0+\mathrm{I}$ is assigned to the interrupt occurred at input point XO ; as long as the sub program contains the label of $\mathrm{XO}+\mathrm{I}$, when input point XO interrupt is occurred ( $\mathrm{XO}: \uparrow$ ), the PLC will pause the other lower priority program and jump to the subroutine address which labeled as $\mathrm{X} 0+\mathrm{I}$ to execute the program immediately.
- If there is a interrupt occurred while CPU is handling the higher priority (such as hardware high speed counter interrupt) or same priority interrupt program (please refer to Chapter 10 for priority levels), the PLC will not execute the interrupt program for this interrupt until all the higher priority programs were finished.
- If the RTI instruction cannot be reached and performed in the interrupt service routine, may cause a serious CPU shut down. Consequently, no matter how you control the flow of program, it must be assured that the RTI instruction will be executed in any interrupt service program.
- For the detailed explanation and example for the usage of interrupts, please refer to Chapter 9 for explanation.

| FUN 70 FOR | FOR |  |  |  |  |  |  |  |  |  |  |  |  |  | FUN 70 FOR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ladder symbol |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| N : Number of times of loop execution |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | wx | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K |  |
|  |  | $\begin{array}{\|c} \mathbf{w} \times 0 \\ 1 \\ \mathrm{w} \times 240 \end{array}$ | $\begin{gathered} \text { WYo } \\ \text { I } \\ \text { WY240 } \end{gathered}$ |  | $\begin{array}{\|c} \hline \text { wso } \\ \text { I } \\ \text { ws984 } \end{array}$ | $\left.\begin{array}{\|c\|} \hline \mathrm{TO} \\ 1 \\ \mathrm{~T} 255 \end{array} \right\rvert\,$ | $\begin{array}{\|c\|} \hline \mathrm{C} 0 \\ \text { } \\ \mathrm{C} 255 \end{array}$ | $\begin{gathered} \text { R0 } \\ \text { । } \\ \text { R3839 } \end{gathered}$ | $\left.\begin{array}{\|c} \mathrm{R} 3840 \\ 1 \\ \mathrm{R} 3903 \end{array} \right\rvert\,$ | $\begin{gathered} \text { R3904 } \\ \text { । } \\ \text { R3967 } \end{gathered}$ | $\begin{gathered} \text { R3968 } \\ \text { । } \end{gathered}$ | $\begin{array}{\|c} \text { R5000 } \\ \text { । } \\ \text { R8071 } \end{array}$ | $\begin{array}{\|c\|c\|c\|c\|c\|} \hline \text { D } \\ \text { D4095 } \end{array}$ | 1 1 16383 |  |
|  | N | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |

- This instruction has no input control, is connected directly to the power line, and cannot be in series with any conditions.
- The programs within the FOR and NEXT instructions form a program loop (the start of the loop program is the next instruction after FOR, and the last is the instruction before NEXT). When PLC executes the FOR instruction, it first records the N value after that instruction (loop execution number), then for N times successively execution from start to last of the programs in the loop. Then it jumps out of the loop, and continues executes the instruction immediately after the NEXT instruction.
- The loop can have a nested structure, i.e. the loop includes other loops, like an onion. 1 loop is called a level, and there can be a maximum of 5 levels. The FOR and NEXT instructions must be used in pairs. The first FOR instruction and the last NEXT instruction are the outermost (first) level of a nested loop. The second FOR instruction and the second last NEXT instruction are the second level, the last FOR instruction and the first NEXT instruction form the loop's innermost level.

- In the example in the diagram at left, loop (1) will be executed $4 \times 3 \times 2=24$ times, loop (2) will be executed $3 \times 2=6$ times, and loop (3) will be executed 2 times.
- If there is a FOR instruction and no corresponding NEXT instruction, or the FOR and NEXT instructions in the nested loop have not been used in pairs, or the sequence of FOR and NEXT has been misplaced, then a syntax error will be generated and this program may not be executed.
- In the loop, the JMP instruction may be used to jump out of the loop. However, care must be taken that once the loop has been entered (and executed to the FOR instruction), no matter how the program flow jumps, it must be able to reach the NEXT instruction before reaching the END instruction or the bottom of the program. Otherwise FBs-PLC will halt the operation and show an error message.
- The effective range of $N$ is 1~16383 times. Beyond this range FBs-PLC will treat it as 1 . Care should be taken, if the amount of $N$ is too large and the loop program is too big, a WDT may occur.

Flow Control Instructions II

| FUN 71 <br> NEXT | LOOP END | FUN 71 <br> NEXT |
| :---: | :---: | :---: |
|  | $\underline{\text { Ladder symbol }}$ |  |
|  | NEXT |  |

- This instruction and the FOR instruction together form a program loop. The instruction itself has no input control, is connected directly to the power line, and cannot be in series with any conditions.
- When PLC has not yet entered the loop (has not yet executed to the FOR instruction, or has executed but then jumped out), but the NEXT instruction is reached, then PLC will not take any action, just as if this instruction did not exist.
- For the usage of this instruction please refer to the explanations for the FOR instruction on the preceding page.

- For normal PLC scan cycle, the CPU gets the entire input signals before the program is executed, and then perform the executing of program based on the fresh input signals. After finished the program execution the CPU will update all the output signals according to the result of program execution. Only after the complete scan has been finished will all the output results be transferred all at once to the output. Thus for the input event to output responses, there will be a delay of at least 1 scan time (maximum of 2 scan time). With this instruction, the input signals or output signals specified by this instruction can be immediately refresh to get the faster input to output response without the limitation imposed by the scan method.
- When refresh control "EN" = 1 or has a transition from 1 to 0 ( P instruction), then the status of N input points or output points ( $D \sim D+N-1$ ) will be refreshed.
- The I/O points for FBs-PLC's immediate I/O are only limited to I/O points on the main unit. The table below shows permissible I/O numbers for 20, 32, 40 and 60 point main units:

| Permissible <br> numbers | 10 <br> points | 14 <br> points | 20 <br> points | 24 <br> points | 32 <br> points | 40 <br> points | 60 <br> points |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input signals | $\mathrm{X} 0 \sim \mathrm{X} 5$ | $\mathrm{X} 0 \sim \mathrm{X} 7$ | $\mathrm{X} 0 \sim \mathrm{X} 11$ | $\mathrm{X} 0 \sim \mathrm{X} 13$ | $\mathrm{X} 0 \sim \mathrm{X} 19$ | $\mathrm{X} 0 \sim \mathrm{X} 23$ | $\mathrm{X} 0 \sim \mathrm{X} 35$ |
| Output signals | $\mathrm{Y} 0 \sim \mathrm{Y} 3$ | $\mathrm{Y} 0 \sim \mathrm{Y} 5$ | $\mathrm{Y} 0 \sim \mathrm{Y} 7$ | $\mathrm{Y} 0 \sim \mathrm{Y} 9$ | $\mathrm{Y} 0 \sim \mathrm{Y} 11$ | $\mathrm{Y} 0 \sim \mathrm{Y} 15$ | $\mathrm{Y} 0 \sim \mathrm{Y} 23$ |

- If the intended refresh I/O signals of this instruction is beyond the range of I/O points specified on above table then PLC will be unable to operate and the M1931 error flag will be set to 1 . ( for example, if in a program, $\mathrm{D}=\mathrm{X} 11, \mathrm{~N}=10$, which means X 11 to X 20 are to be immediately retrieved. Supposing the main unit is FBs-32MA, then its biggest input point is X 19 , and clearly X 20 has already exceeded the main unit's input point number so under such case M1931 error flag will be set to 1 ).
- With this instruction, PLC can immediately refresh input/output signals. However, the delay of the hardware or the software filter impose on the I/O signals still exist. Please pay attention on this.

| FUN 76 D TKEY | DECIMAL-KEY INPUT |  |  |  |  |  |  |  |  |  |  |  |  |  | FUN 76 D TKEY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input control |  | Lad <br> -76D <br> IN: <br> D <br> KL: | der sy <br> TKEY |  | KPR | - Key | action | IN <br> D <br> K <br> D | : Ke <br> : reg <br> : sta <br> may <br> direct | $y$ input <br> ister s <br> rting c <br> com <br> addre | point <br> toring <br> oil to re <br> bine <br> ss app | key-in <br> eflect <br> with V <br> plicatio | nume <br> he inp <br> Z, | rals <br> ut stat PO~P9 | us <br> to serve |
| Range | X | Y | M | S | WY | WM | WS | TMR | CTR | HR | OR | SR | ROR | DR | XR |
| Ope- <br> rand | $\begin{gathered} \mathrm{X0} \\ \text { । } \\ \mathrm{X} 240 \end{gathered}$ | $\begin{gathered} \mathrm{YO} \\ \text { । } \\ \mathrm{Y} 240 \end{gathered}$ |  | $\begin{gathered} \text { S0 } \\ \text { । } \\ \text { S984 } \end{gathered}$ | WY0 । WY240 |  |  | $\begin{gathered} \hline \text { T0 } \\ \text { । } \\ \text { T255 } \end{gathered}$ | $\begin{gathered} \mathrm{CO} \\ \text { । } \\ \mathrm{C} 255 \end{gathered}$ | $\begin{gathered} \mathrm{R} 0 \\ \text { । } \\ \mathrm{R} 3839 \end{gathered}$ | $\begin{gathered} \text { R3904 } \\ \text { । } \\ \text { R3967 } \end{gathered}$ | R3968 <br> R4167 | $\begin{gathered} \text { R5000 } \\ \text { । } \\ \text { R8071 } \end{gathered}$ | $\begin{array}{\|c} \hline \text { D0 } \\ \text { । } \\ \text { D4095 } \end{array}$ | $\begin{array}{\|l} \mathrm{V} \cdot \mathrm{Z} \\ \mathrm{PO} \sim \mathrm{Pg} \end{array}$ |
| IN | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ * | $\bigcirc$ * | $\bigcirc$ | $\bigcirc$ |
| KL |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |

- This instruction has designated 10 input points $\operatorname{IN} \sim I N+9$ (INO~IN9) to one decimal number entry (IN->0, $\mathrm{IN}+1->1 \ldots$. . According to the key-in sequence (ON) of these input points, it is possible to enter 4 or 8 decimal numbers into the registers specified by $D$.
- When input control "EN" = 1, this instruction will monitor the 10 input points starting from IN and put the corresponding number into $D$ register while the key were depressed. It will wait until the input point has released, then monitor the next "ON" input point, and shift in the new number into $D$ register (high digit is older than low digit ) . For the 16-bit operand, D register can store up to 4 digits, and for the 32-bit operand 8 digits may be stored. When the key numbers full fill the D register, new key-in number will kick out the oldest key number of the D register. The key-in status of the 10 input points starting from IN will be recorded on the 10 corresponding coil starting from KL. These coils will set to 1 while the corresponding key is depressed and remain unchanged even if the corresponding key is released. Until other key is depressed then it will return to zero. As long as any input point is depressed (ON), then the key-in flag KPR will set to 1 . Only one of INO~IN9 key can be depressed at the same time. If more than one is pressed, then the first one is the only one taken. Below is a schematic diagram of the function with 16 -bit operand.

- When input control "EN" $=0$, this instruction will not be executed. KPR output and KL coil status will be 0 . However, the numerical values of $D$ register will remain unchanged.

- The instruction at left represents the input point X0 with the number " 0 ", X1 is represented by $1, \ldots, \mathrm{M} 0$ records the action of $\mathrm{X} 0, \mathrm{M} 1$ records the action of $\mathrm{X} 1 \ldots$, and the input numerical values are stored in the RO register.

| FUN 76 D <br> TKEY | DECIMAL-KEY INPUT | FUN 76 D <br> TKEY |
| :---: | :---: | :---: |

The following diagram is the input wiring schematic for this example:

| 0 | 1 | 2 | 3 | $\boxed{4}$ | 5 | 6 | $\boxed{7}$ | $\boxed{8}$ | $\boxed{9}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |  |
| $\vdots$ | $\vdots$ | $\vdots$ |  | $\vdots$ | $\vdots$ | $\vdots$ |  |  |  |  |
| C | X 0 | X 1 | X 2 | X 3 | X 4 | X 5 | X 6 | X 7 | X 8 | X 9 |

- If the $\mathrm{X} 0 \sim \mathrm{X}$ key-in sequence follow the (1) (2) (3) (4) (5) (6) (7) sequence in the following diagram. At step (1) and (7) the X 20 is 0 , so there was no key generated, only steps (2) (3) (4) (5) (6) are effective. Because the register can only hold 4 key numbers, Of these 5 steps the first key was kick out. The key strokes 3302 of the steps (3) (4) (5) (6) are entered in the R0 register.


- The numeric (0~9) key function of this instruction is similar as for the TKEY instruction. The hardware connection for TKEY and HKEY is different. For TKEY instruction each key have one input point to connect, while HKEY use 4 input points and 4 output points to form a $4 \times 4$ multiplex 16 key input. $4 \times 4$ means that there can be 16 input keys, so in addition to the 10 numeric keys, the other 6 keys can be used as function keys (just like the usual discrete input). The actions of the numeric keys and the function keys are independent and have no effect on each other.
- When execution control "EN" = 1, this instruction will scan the numeric keys and function keys in the matrix formed by the 4 input points starting from IN and the 4 output points starting from OT. For the function of the numeric keys and "NKP" output please refer to the TKEY instruction. The function keys maintain the key-in status of the A~F keys in the last 6 relays specified by KL (the first 10 store the key-in status of the numeric keys). If any one of the A~F keys is depressed, FKP (FO1) will set to 1 . The OT output points for this instruction must be transistor outputs.
- The biggest number for a 16 -bit operand is 4 digits (9999), and for 32 -bit operand is 8 digits (99999999). However, there are only 6 function keys $(A \sim F)$, no matter whether it is a 16 -bit or 32 -bit operand.


- When input control "EN" = 1, this instruction will readout one digit data from the 4 input points starting from IN (INO~IN3). It takes 4 scans to read out a group of 4-digit BCD values (0000~9999) and store them into D register. With a 32 -bit operand, each scan can get 2 digits of data by reading the additional digit from IN4-IN7 and store it in the D+1 register. Each bit of OTO~OT3 will sequentially set to 1 and get the digit data respectively into $10^{\circ}$ (ones), $10^{1}$ (tens), $10^{2}$ (hundreds), and $10^{3}$ (thousands). As long as EN is 1 , PLC will scan and read out in continuous cycles. When each complete cycle is finished (i.e. the 4 digit readout of $10^{0} \sim 10^{3}$ is completed), the readout completed flag "DN" is set to 1 . However, it is only kept for one scan. If any digital readout value is not within the range of $0 \sim 9$ (BCD), then reading error "ERR" will be set to 1 and the value of that group of digits will be set to 0000 .
- The output points must be transistor outputs.
$\bullet$ EN $\left[\begin{array}{lll}\text { X10.DSW } & & \\ \text { IN : } & \text { X0 } \\ \text { OT : } & \text { Y0 } \\ D: & \text { R0 } \\ \text { WR : } & \text { D0 }\end{array}\right]$ ERR
- In this example, when X10 is 1 , then the numeric value of the thumb wheel switch ( 5678 in this example) will be read out and stored into the R0 register.
- The bits $(8,4,2,1)$ with same digit should be connect together and series with a diode (as shown in diagram below).
- With 32-bit operand a set of similar thumb wheel switch may be added to $\mathrm{X} 4 \sim \mathrm{X} 7$ ( $\mathrm{Y} 0 \sim \mathrm{Y} 3$ are shared with another group).


I/O Instructions I

| $\begin{gathered} \text { FUN } 79 \text { D } \\ 7 S G D L \end{gathered}$ | 7-SEGMENT OUTPUT WITH LATCH |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { FUN } 79 \text { D } \\ \text { 7SGDL } \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution control-EN $-\begin{aligned} & \text { 79D.7SGDL } \\ & \mathrm{S}: \\ & \mathrm{OT}: \\ & \mathrm{N}:\end{aligned}$ |  |  |  |  | - DN — Output complete |  |  |  | S : Register storing the data ( $B C D$ ) to be displayed <br> OT : Starting number of scanning output $N$ : Specify signal output and polarity of latch WR : Working register, it can't repeat in use S may combine with $\mathrm{V}, ~ \mathrm{Z}, ~ \mathrm{P} 0 \sim \mathrm{P} 9$ to serve indirect addressing application |  |  |  |  |  |  |
| Range | Y | wx | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
| Ope- <br> rand | $\begin{gathered} \text { Yo } \\ \text { । } \\ \text { Y240 } \end{gathered}$ | $\left.\begin{gathered} w \times 0 \\ w \\ w 240 \end{gathered} \right\rvert\,$ | $\begin{gathered} \text { WYo } \\ \text { wY240 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { 末мо } \\ \text { wм1896 } \end{array}$ | $\begin{gathered} \text { wso } \\ \text { ws984 } \end{gathered}$ | $\begin{gathered} \mathrm{TO} \\ 1 \\ \mathrm{~T} 255 \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{co} \\ 1 \\ \mathrm{c} 255 \end{array}$ | $\begin{array}{\|c\|} \hline \text { R0 } \\ \text { R3839 } \end{array}$ | $\begin{array}{\|l} \text { R3840 } \\ \text { R3903 } \end{array}$ | $\begin{aligned} & \text { R3904 } \\ & \text { R3967 } \end{aligned}$ | $\begin{array}{\|c} \text { R3968 } \\ 1 \\ \text { R4167 } \end{array}$ | $\begin{gathered} \text { R5000 } \\ \text { R8071 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { D0 } \\ \text { D } \\ \hline \end{array}$ | $\begin{gathered} 16 \text {-bit } \\ \text { number } \end{gathered}$ | $\begin{gathered} V \cdot z \\ \text { Po~P9 } \end{gathered}$ |
| S |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| OT | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| N |  |  |  |  |  |  |  |  |  |  |  |  |  | 0~3 |  |

- When input control "EN" $=1$, the 4 nibbles of the $S$ register, from digit 0 to digit 3, are sequentially sent out to the 4 output points, OTO~OT3. While output the digit data, the latch signal of that digit (OT4 corresponds to digit 0 , OT5 corresponds to digit 1, etc...) at the same time is also sent out so that the digital value will be loaded and latched into the 7 -segment display respectively.
- When in $D$ (32-bit) instruction, nibbles 0~3 from the $S$ register, and nibbles $0 \sim 3$ from the $S+1$ register are transferred separately to OTO~OT3 and OT8~OT11. Because they are transferred at the same time, they can use the same latch signal. 16-bit instructions do not use OT8~OT11.
- As long as "EN" remains 1, PLC will execute the transfer cyclically. After each transfer of a complete group of numerical values (nibbles $0 \sim 3$ or $0 \sim 7$ ), the output completed flag "DN" will set to 1 . However, it will only be kept for 1 scan.
- XO EN $\left[\begin{array}{ll}\text { 79D.7SGDL } \\ \mathrm{S}: & \mathrm{RO} \\ \mathrm{OT}: & \text { Y0 } \\ \mathrm{N}: & 2 \\ \text { WR: } & \mathrm{DO}\end{array}\right]$ DN $\quad$ M10
- In this example, when $X 0=1$, the 4 nibbles of R0 will be transferred to the first group 7-segment display in the diagram below. The 4 nibbles of R1 will be transferred to the second group 7 -segment display.


| FUN 79 D |
| :---: | :---: | :---: |
| 7SGDL |$\quad$ 7-SEGMENT OUTPUT WITH LATCH | FUN 79 D |
| :---: |
| 7SGDL |

- FATEK PLC's transistor output has both a negative logic transistor output (NPN transistor - when the output status is ON, the terminal voltage of the transistor output is low), and a positive logic transistor output (PNP when the output status is ON, the terminal voltage of the transistor output is high). Their structure is as follows:


- The data inputs $(8,4,2,1)$ and latch signals of the 7 -segment displays on the shelf for positive and negative logic are all available. For example, for numerical value " 8 ", the positive logic input should be 1000, and the negative logic input 0111. Similarly, when the latch signal is 0 , the positive logic latch permits the display numerical values to enter through the latch (i.e. be loaded). When the latch signal is 1 , the numerical values in the latch are latched (maintained), and with negative logic they are not. The following diagram of a CD-4511 7-segment display IC is an example of a positive logic numerical value input with latch.

- Because the PLC output and the 7 -segment display input polarity can be positive and negative logic. Therefore, the polarities between output and input must be coordinated to get the correct result. This instruction uses N to specify the polarity relation between the PLC transistor output, and the 7 -segment display. The table below shows all the possibility.

| Numerical value input (8~1) | Latch signal $\left(10^{\circ}-10^{3}\right)$ | Value of $N$ |
| :---: | :---: | :---: |
| Same | Same | 0 |
|  | Different | 1 |
| Different | Same | 2 |
|  | Different | 3 |

- In the diagram above, CD4511 is used as an example. If use NPN output, the data input polarity is different to PLC, and its latch input polarity is the same as PLC, so N value should chosen as 2.

I/O Instructions I


- This instruction uses the multiplex method to read out $N$ lines of input status from 8 consecutive input points (INO~IN7) starting from the input point specified by IN. With this method we can obtain $8 \times N$ input status, but only need to use 8 input points and $N$ output points.
- The multiplex scanning method goes through $N$ output points starting from the OT output point. Each scan one of the $N$ bits will set to 1 and the corresponding line will be selected. OTO responsible for first line, while OT1 responsible for second line, etc. Until it read all the $N$ lines the $8 \times N$ status that has been read out is then stored into the register starting at D , and the execution completed flag "DN" is set as 1 (but is only kept for one scanning period).
- With every scan, this instruction retrieves a line for 8 input status, so N lines require N scan cycles before they can be completed.

- This example retrieves 4 lines $\times 8$ points of input, 32 point status in all. They are stored into the 32-bit register of DWM0 (M0~M31).


- When MD=0, this instruction performs the pulse output control as following:
- Whenever the output control "EN" changes from $0 \rightarrow 1$, it first performs the reset action, which is to clear the output flag "OUT" and "DN" as well as the pulse out register HO to be 0 . It gets the pulse frequency and output pulse count values, and reads status of up and down direction "U/D", so as to determine the direction to be upward or downward. As the reset finished, this instruction will check the input status of pause output "PAU". No action will be taken if the pause output is 1 (output pause). If the PAU is 0 , it will start to output the ON/OFF pulse with $50 \%$ duty at the frequency Fr to the $U Y(U / D=1)$ or $D Y(U / D=0)$ point. It will increment the value of HO register each time when a pulse is output, and will stop the output when HO register's pulse count is equal to or greater than the cumulative pulse count of PC register and set the output complete flag "DN" to 1 . During the time when output pulse is transmitting the output transmitting flag "OUT" will be set to 1 , otherwise it will be 0 .
- Once it starts to transmit pulse, the output control "EN" should kept to 1 . If it is changed to 0 , it will stop the pulse sending (output point become OFF) and the flag "OUT" changes back to 0 , but the other status or data will keep unchanged. However, when its "EN" changes again from 0 to 1 , it will lead to a reset action and treat as a new start; the entire procedure will be restarted again.
- If you want to pause the pulse output and not to restart the entire procedure, the 'pause output' "PAU" input can be used to pause it. When "PAU" =1, this instruction will pause the pulse transmitting (output point is OFF, flag "OUT" change back to 0 and the other status or data keeps unchanged). As it waits until the "PAU" changes back from 1 to 0 , this instruction will return to the status before it is paused and continues the pulse transmitting output.
- During the pulse transmission, this instruction will keep monitoring the value of pulse frequency Fr and output pulse count PC. Therefore, as long as the pulse output is not finished, it may allow the changing of the pulse frequency and pulse count. However, the up/down direction "U/D" status will be got only once when it takes the reset action ("EN" changes from $0 \rightarrow 1$ ), and will keep the status until the pulse output completed or another reset occur. That is to say, except that at the very moment of reset, the change of "U/D" does not influence the operation of this instruction.
- The main purpose of this instruction is to drive the stepping motor with the UY (upward) and DY (downward) two directional pulses control, so as to help you control the forward or reverse rotating of stepping motor. Nevertheless, if you need only single direction revolving, you can assign just one of the UY or DY (which will save one output point), and leaving the other output blank. In such case, the instruction will ignore the up/down input status of " $U / D$ ", and the output pulse will send to the output point you assigned.

| FUN 81D |
| :---: | :---: | :---: |
| PLSO |$\quad$ PULSE OUTPUT $\quad$| FUN 81D |
| :---: |

- When MD=1, the pulse output will reflect on the control output DIR (pulse direction. DIR=1, up; DIR=0, down) and CK (pulse output).
- This instruction can only be used once, and UY (CK) and DY (DR) must be transistor output point on the PLC main unit.
- The effective range of output pulse count PC for 16 bit operand is $0 \sim 32767$. For the 32 bit operand( instruction), it is $0 \sim 2147483647$. If the $P C$ value $=0$, it is treated as infinite pulse count, and this instruction will transmit pulses without end with HO value and "DN" flag set at 0 all the time. The effective range of pulse frequency ( Fr ) is $8 \sim 2000$. If the value PC or Fr exceeds the range, this instruction will not be carried out and the error flag "ERR" will set to 1 .

- In this example, the program controls the stepping motor to drive forward for 80 pulses (steps) at the speed of 100 Hz first, and then makes it turn reverse for 40 pulses the speed of 50 Hz . Make sure that the up/down direction, frequency Fr and the pulse count PC must be set before the reset take action("EN" changes from $0 \rightarrow 1$ ).


- When execution control "EN" = 1, will send the pulse to output point OT with the "ON" state for To ms and period as Tp . OT must be a transistor output point on the main unit. When "EN" is 0 , the output point will be OFF.

- The units for Tp and To are mS , resolution is 1 ms . The minimum value for To is 0 (under such case the output point OT will always be OFF), and its maximum value is the same as Tp (under such case the output point OT will always be on). If $\mathrm{To}>\mathrm{Tp}$ there will be an error, this instruction will not be carried out, and the error flag "ERR" will set to 1 .
- This instruction can only be used once.

I/O Instructions I


- This instruction uses the interrupt feature of the 8 high speed input points (X0~X7) on the PLC main unit to detect the frequency of the input signal. Within a specific sampling time (TI), it will calculate the input pulse count for S input point, and indirectly find the revolution speed of rotating devices (such as motors).
- While use this instruction to detect the rotating speed of devices, The application should design to generate more pulse per revolution in order to get better result, but the sum of input frequency of all detected signals should under 5 KHz , otherwise the WDT may occur.
- The D register for storing results uses 3 successive 16-bit registers starting from D (D0~D2). Besides D0 which is used to store counting results, D1 and D2 are used to store current counting values and sampling duration.
- When detection control "EN" = 1, it starts to calculate the pulse count for the $S$ input point, which can be shown in D1 register. Meanwhile the sampling timer (D2) is switched on and keeps counting until the value of D2 is reach to the sampling period (TI). The final counted value is stored into the D0 register, and then a new counting cycle is started again. The sampling counting will go on repeating until "EN" $=0$.
- Because DO only has 16 bits, so the maximum count is 32767 . If the sampling period is too long or the input pulse is too fast then the counted value may exceed 32767 , under that case the overflow flag will set to 1 , and the counting action will stop.
- Because the sampling period TI is already known and if every revolution of attached rotating device produces " $n$ " pulses, then the following equation can be used to get the revolution speed: $N=\frac{(\mathrm{DO}) \times 60}{\mathrm{n} \times \mathrm{TI}} \times 10^{3} \quad(\mathrm{rpm})$

- In the above example, if every revolution of the rotating device produces 20 pulses ( $n=20$ ), and the R0 value is 200 , then the revolution per minute speed " N " is as follows : $\mathrm{N}=\frac{(200) \times 60}{60 \times 1000} \times 10^{3}=200 \mathrm{rpm}$


- This instruction is used for FBs-7SG1/FBs-7SG2 module's application. It can convert the source alphanumeric characters into display patterns suited for 16 segment encoded mode display or perform the leading zero substitution of the packed BCD number for non-decoded mode 7 segment display.
- When execution control "EN" $=1$, and input "OFF" $=0$, input " $O N$ " $=0$, if $\mathrm{Md}=0$, this instruction will perform the display pattern conversion, where S is the starting address storing the being converted characters, Ns is the pointer to locate the starting address character, NI tells the length of being converted characters, and D is the starting address to store the converted result.

Byte 0 of $S$ is the " $1^{\text {st, }}$ displaying character, byte 1 of $S$ is the $2^{\text {nd }}$ displaying character, $\ldots \ldots .$.

Ns is the pointer to tell where the start character is.

After execution, each 8 -bit character of the source will be converted into the corresponding 16-bit display pattern.

- When input "OFF" = 1 , all bits of display pattern will be 'off' if $\mathrm{Md}=0$, if $\mathrm{Md}=1$, all BCD codes will be substituted by blank code (OF)
- When input "ON" = 1 , all bits of display pattern will be 'on' if $\mathrm{Md}=0$. If $\mathrm{Md}=1$, all BCD codes will be substituted by code 8(all light).
- Please refer Chapter 16 "FBs-7SG display module" for more detail description.

I/O Instructions I

| FUN 86 <br> TPCTL | PID TEMPERATURE CONTROL INSTRUCTION |  |  |  |  |  |  | FUN 86 TPCTL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | - ERR - Parameter error <br> - ALM - Temperature Control warning |  | Md: Selection of $=0$, Modified =1, Universa <br> Yn: Starting addre it takes Zn po <br> Sn : Starting point $S n=0 \sim 31$. <br> Zn : Number of th $1 \leq \mathrm{Sn}+\mathrm{Zn} \leq 32$ <br> Sv : Starting regis it takes Zn reg <br> Os: Starting regis it takes Zn re <br> PR: Starting regis it takes Zn re <br> IR: Starting regist (Ti);it takes Zn <br> DR: Starting regis (Td); it takes <br> OR: Starting regis it takes Zn re <br> WR: Starting of w instruction. It takes 9 reg using. | method output; <br> instruction instruction; <br> fset; <br> constant <br> ing constan <br> g output. <br> is <br> repeated in |

- By employing the temperature module and table editing method to get the current value of temperature and let it be as so called Process Variable (PV); after the calculation of software PID expression, it will respond the error with an output signal according to the setting of Set Point (SP), the error's integral and the rate of change of the process variable. Through the closed loop operation, the steady state of the process may be expected.
- Convert the output of PID calculation to be the time proportional ON/OFF (PWM) output, and via transistor output to control the SSR for heating or cooling process; this is a good performance and very low cost solution.
- Through the analog output module (D/A module), the output of PID calculation may control the SCR or proportional value to get more precise process control.
- Please refer to Chapter 20 "Temperature Measurement of FBs-PLC and PID Control" for more details.

| FUN 86 |  |  |
| :---: | :---: | :---: |
| TPCTL | PID TEMPERATURE CONTROL INSTRUCTION | FUN 86 |
| TPCTL |  |  |

- PID temperature control (FUN86) instruction supports user defined starting address of temperature reading value for more flexibility in temperature control application
- R4003=A55AH, starting address of temperature reading value is defined by R4004
=other values, starting address of temperature reading value is defined by temperature configuration screen
-R4004=10000~13839, it defines R0~R3839 is the starting address of temperature reading value as the process variables for PID control
$=20000 \sim 23999$, it defines D0~D3999 is the starting address of temperature reading value as the process variables for PID control
=other values, starting address of temperature reading value is defined by temperature configuration screen

Cumulateive Timer Instructions

| FUN87 T.01S FUN88 T.1S FUN89 T1S |  | ACCUMULATIVE TIMER |  |  |  |  |  |  |  |  | FUN87 T.01S FUN88 T.1S FUN89 T1S |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Timing control — TIM <br> Enable control - EN | Ladde <br> 89.T <br> 88.T. <br> 87.T. <br> CV <br> PV | $\begin{aligned} & \text { symb } \\ & 1 S \\ & 1 S \\ & 01 S \end{aligned}$ | ol FT - Nu | JP - IUP — | Time <br> Time | not up |  | $C V: I$ | Regist <br> (curren <br> Preset | er stor <br> nt valu <br> value | ring el <br> e) <br> of tim | apse <br> er | me |
|  | WX | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K |
|  | $\begin{array}{\|c} \hline w \times 0 \\ \mid \\ w \times 240 \end{array}$ |  |  |  | $\begin{gathered} \hline \text { T0 } \\ \text { । } \\ \text { T255 } \end{gathered}$ | $\begin{array}{\|c} \hline \mathrm{C} 0 \\ \text { । } \\ \mathrm{C} 199 \end{array}$ | $\begin{gathered} \text { R0 } \\ \text { 1 } \\ \text { R3839 } \end{gathered}$ | $\begin{array}{\|c} \text { R3840 } \\ \text { \| } \\ \text { R3903 } \end{array}$ | $\begin{gathered} \text { R3904 } \\ \text { R3967 } \end{gathered}$ | $\left\lvert\, \begin{gathered} \text { R3968 } \\ \text { \| } \\ \text { R4167 } \end{gathered}\right.$ | $\begin{gathered} \text { R5000 } \\ \text { \| } \\ \text { R8071 } \end{gathered}$ | $\begin{gathered} \text { D0 } \\ \text { \| } \\ \text { D4095 } \end{gathered}$ | $\begin{array}{\|c\|} \hline 0 \\ \mid \\ 32767 \end{array}$ |
| CV |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ * | $\bigcirc$ * | $\bigcirc$ |  |
| PV | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

- The operation for this instruction is the same as that for the basic timer (T0~T255), except that the basic timer only has a "timing control" input - when its input is 1 it starts timing, and when input is 0 it get clear. Every time the input changes, it starts timing again and is unable to accumulate. Timing with this instruction is only permissible when enable control "EN" = 1. With this instruction, when timing control "TIM" is 1 , it is the same as a basic timer, but when "TIM" is 0 , it does not clear, but keeps the current value. If the timer need to clear, then change enable control "EN" to 0 . When timing control "TIM" is once again to be 1 , it will continue to accumulate from the previous value when the timer last paused. In addition, this instruction also has two outputs, "Time up TUP" (when time up it is 1 , usually it is 0 ) and "Time not up" (usually it is 1 , when time is up it is 0 ). Users can utilize input and output combinations to produce timers with various different functions. For example:
- On delay energizing timer:

- On delay de-energizing timer:

- This timer's output (Y0 in this example) is normally not energized. When this timer's input control ( XO in this example) is activated (ON), only after delay by 10 sec will output YO become energized (ON).
- The output YO of this timer is usually energized. When this timer's input control X0 is on, only after delay by 10 sec will the output become de-energized (OFF).

| FUN87 T.01S |  | FUN87 T.01S |
| :--- | :---: | :--- |
| FUN88 T.1S | ACCUMULATIVE TIMER | FUN88 T.1S |
| FUN89 T1S |  | FUN89 T1S |

- Off delay energizing timer:

- This timer's output Y0 is usually de-energized. When this timer's input control XO is off, only after delay by 10 sec will output YO become energized (ON).
- Off delay de-energizing timer

- This timer's output YO is usually energized. When this timer's timing control XO is off, only after delay by 10 sec will output YO become de-energized (OFF).
- The diagram below shows the relation on input and output for the above 4 kinds of timers.


Watchdog Timer Instructions


- When execution control "EN" = 1 or transition from 0 to 1 ( $\mathbf{P}$ instruction), will set the watchdog time to Nx10ms. If the scan time exceeds this preset time, PLC will shut down and not execute the application program.
- The WDT feature is designed mainly as a safety consideration from the system view for the application. For example, if the CPU of PLC is suddenly damaged, and there is no way to execute the program or refresh I/O, then after the WDT time expired, the WDT will automatically switch off all the I/Os, so as to ensure safety. In certain applications, if the scan time is too long, it may cause safety problems or problems of non-conformance with control requirements. This instruction can used to establish the limitation of the scan time that you require.
- Once the WDT time has been set it will always be kept, and there is no need to set it again on each scan. Therefore, in practice this instruction should use the $\mathbf{P}$ instruction.
- Default WDT time is 0.25 sec .
- For the operation principles of WDT please refer to the RSWDT(FUN 91) instruction.

| FUN 91 P <br> RSWDT | RESET WATCHDOG TIMER | FUN 91 P <br> RSWDT |
| :---: | :---: | :---: |
|  | Ladder symbol |  |
| Execution control-EN -91P. <br> RSWDT | This instruction has no operand. |  |

- When execution control "EN" = 1 or from 0 to 1 ( $\mathbf{P}$ instruction), the WDT timer will be reset (i.e. WDT will start timing again from 0 ).
- The functions of WDT have already been described in FUN90 (WDT instruction).

The operation principles of watch dog timer are as follows:

The watchdog timer is normally implemented by a hardware one-shot timer (it can not be software, otherwise if CPU fail, the timer becomes ineffective, and safeguards are quite impossible). "One-shot" means that after triggered the timer once, the timing value will immediately be reset to 0 and timing will restart. If WDT has begun timing, and never triggered it again, then the WDT timing value will continue accumulating until it reach the preset value of N, at that time WDT will be activated, and PLC will be shut down. If trigger the WDT once every time before the WDT time N has been reached, then WDT will never be activated. PLC can use this feature to ensure the safety of the system. Each time when PLC enters into system housekeeping after finished the program scanning and I/O refresh, it will usually trigger WDT once, so if the system functions normally and scan time does not exceed WDT time then WDT is never activated. However, if CPU is damaged and unable to trigger WDT, or the scan time is too long, then there will not be enough time to trigger WDT within the period N , WDT will be activated and will shut off PLC.

- In some applications, when you set the WDT time (FUN90) to desire, the scan time of your program in certain situations may temporarily exceed the preset time of WDT. This situation can be anticipated and allowed for, and you naturally do not wish PLC to shut down for this reason. You can use this instruction to trigger WDT once and avoid the activation of WDT. This is the main purpose of this instruction.

High Speed Counting/Timing Instruction


- The HSCO~HSC3 counters of FBs-PLC are 4 sets of 32bit high speed counter with the variety counting modes such as up/down pulse, pulse-direction, AB-phase. All the 4 high speed counters are built in the ASIC hardware and could perform count, compare, and send interrupt independently without the intervention of the CPU. In contrast to the software high speed counters HSC4~HSC7, which employ interrupt method to request for CPU processing, hence if there are many counting signals or the counting frequency is high, the PLC performance (scanning speed) will be degraded dramatically. Since the current values CV of HSCO~ HSC3 are built in the internal hardware circuits of ASIC, the user control program (ladder diagram) cannot retrieve them directly from ASIC. Therefore, it must employ this instruction to get the CV value from hardware HSC and put it into the register which control program can access. The following is the arrangement of CV, PV in ASIC and their corresponding CV, PV registers of PLC for HSCO~HSC3.

- When access control "EN" =1 or changes from $0 \rightarrow 1$ ( $P$ instruction), will gets the CV value of HSC designated by CN from ASIC and puts into the HSC corresponding CV register (i.e. the CV of HSCO will be read and put into DR4096 or the CV of HSC1 will be read and put into DR4100).
- Although the PV within ASIC has a corresponding PV register in CPU, but it is not necessary to access it (actually it can't be) for that the PV value within ASIC comes from the PV register in CPU.
- HSTA is a timer, which use 0.1 ms as its time base. The content of CV represents elapse time counting at 0.1 mS tick.
- For detailed applications, please refer to Chapter 10 "The high speed counter and high speed timer of FBs-PLC".

High Speed Counting/Timing Instruction


- Please refer first to FUN92 for the relation between the CV or PV value of HSCO~HSC3 and HSTA within ASIC and their corresponding CV and PV registers in CPU.
- When write control "EN"=1 or changes from $0 \rightarrow 1$ ( $P$ instruction), it writes the content of CV or PV register of high speed counter designed by CN of CPU, to the corresponding CV or PV of HSC within ASIC.
- It is quit often to set the PV value for most application program, When the count value reaches the preset value, the counter will send out interrupt signal immediately. By way of the interrupt service program, you can implement different kinds of precision counting or positioning control.
- When there is an interrupt of power supply for FBs-PLC, the values of current value registers CV of HSCO~ HSC3 within ASIC will be read out and wrote into the HSCO~HSC3 CV registers (with power retentive function) of CPU automatically. When power comes up, these CV values will be restored to ASIC. However, if your application demands that when power is on, the values should be cleared to 0 or begin counting from a certain value, then you have to use this instruction to write in the CV value for HSC in ASIC.
- When write a non-zero value into the PV register of HSTA will cause the HSTAI interrupt subroutine to be executed for every $\mathrm{PV} \times 0.1 \mathrm{~ms}$.
- For detailed applications, please refer Chapter 10 "The high speed counter and high speed timer of FBs-PLC".

| M0 |  |  |  |
| :---: | :---: | :---: | :---: |
|  | EN | S: <br> CN: <br> D : | $\begin{gathered} 0 \\ \text { HSC0 } \\ \text { CV } \end{gathered}$ |
| MO |  | $\begin{aligned} & 92 \\ & \text { HSCTR } \end{aligned}$ | HSCO |
| M1 |  | -93D.HSCTW |  |
|  | EN | S: | R500 |
|  |  | CN: | HSCO |
|  |  | D : | PV |

- As the program in the left diagram, when MO changes from $0 \rightarrow 1$, it clears the current value of HSCO to 0 , and writes into ASIC hardware through FUN93.
- When MO is 0 , it reads out the current counting value.
- When M1 changes from $0 \rightarrow 1$, it moves DR500 to DR4098, and writes the preset value into ASIC hardware through FUN93.
- Whenever the current value equals to the DR500, The HSCOI interrupt sub program will be executed.

Report Printing Instructions

| FUN 94 P ASCWR | ASCII WRITE |  |  |  |  |  |  |  |  |  |  |  |  |  | FUN 94 P ASCWR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output control-EN $-\left\{\begin{array}{l}\text { 94P.ASCWR- } \\ \text { MD : } \\ \mathrm{S}: \\ \text { Pause control-PAU }- \\ \text { Pt }: \\ \text { Abort output-ABT }-\end{array}\right.$ |  |  |  | MD: Output mode$=0$, output to communication port1.others, reserved for future usage. |  |  |  |  |  |  |  |  |  |  |  |
|  | Range <br> Ope- <br> rand | $\begin{array}{\|c\|} \hline w X \\ \hline w \times 0 \\ 1 \\ w \times 240 \\ \hline \\ \hline 0 \end{array}$ | WY <br> WYo <br> । <br> WY240 <br>  <br> $\bigcirc$ | WM  <br> WM0  <br> I  <br> wM1896  <br>   <br>  0 | $\begin{gathered} \hline \text { WS } \\ \hline \text { wSO } \\ \text { । } \\ \text { ws } 984 \\ \hline \\ \hline 0 \\ \hline 0 \\ \hline \end{gathered}$ | TMR <br> T0 <br> I <br> T255 <br>  <br>  <br>  <br>  | CTR <br> C0 <br> I <br> C255 <br>  <br>  <br>  <br>  <br>  | HR  <br> R0  <br> I  <br> R3839  <br>   <br>   <br>   <br>   | IR <br> R3840 <br> 1 <br> R3903 <br>  | OR  <br> R3904  <br> I  <br> R3967  <br>   <br>   |  | ROR <br> R5000 <br> I <br> R8071 <br>  <br>  |  | 0 |  |

- When MD=0 and output control "ENU" changes from $0 \rightarrow 1$, it transmits the ASCII data which starting from $S$ to the communication port 1 (Port1), until reach end of file.
- S file data can be edited with the programming software PROLADDER or WinProladder (please refer to the explanation of Chapter 14 "ASCII function application".). If necessary the user can also edit the ASCII file directly by change the value of data registers. However, the edited data must be follow the ASClI file format (the details described in chapter 14), otherwise, this instruction will halt the transmission and set the error flag "ERR" to 1. If the entire file is correctly and successfully transmitted, then the output is completed and "DN" is set to 1 .
- The control input of this instruction is of positive edge triggered. Once "ENU" changes from $0 \rightarrow 1$ then this instruction starts the execution, until finished the transmission of the entire file then the execution is completed. During the transmission, the action flag "ACT" will be kept at 1 all the time. Only when output pause, error, or abort occurs, will it change back to 0 .
- This instruction can be repeatedly used, but only one will be executed (transmit data) at any certain time. It is the obligation of user to make sure the right execution sequence.
- While this instruction is in execution, if the pause "PAU" is 1 , this instruction will pause the transmission of file data. It will resume transmission when the pause "PAU" backs to 0 .
- While this instruction is in execution, if the abort "ABT" is 1 , this instruction will abandon the transmission of file data, and then it is able to take next instruction for execution.
- or detail applications, please refer to Chapter 14 "The Application of ASCII file output function".

| FUN 94 | ASCII WRITE | FUN 94 |
| :--- | :--- | :--- |
| ASCWR | ASCWR |  |

- Interface signals:

M1927: This signal is control by CPU, it is applied in ASCWR MD:0
: ON, it represents that the RTS (connect to the CTS of PLC) of the printer is "False".
I.e. the printer is not ready or abnormal.
: OFF, it represents that the RTS of the Printer is "True"; Printer is Ready.
Note: Using the M1927 associates with timer can detect if the printer is abnormal or not.

Slow Up/Slow Down Instructions


## Description

- Tn must be a 0.01 sec time base timer and never used in other part of program.
- PV is the preset value of ramp timer. Its unit is 10 ms ( 0.01 second).
- When input control "ENU" changes from $0 \rightarrow 1$, it first reset the timer Tn to 0 .

When "U/D"=1 it will load the value of SL to register D. And when M1974 = 0 it will be increased by $\mathrm{S}_{\mathrm{U}}-\mathrm{S}_{\mathrm{L}} /$ PV every 0.01 sec or when M1974 = 1 it will increase by PV every 0.01 sec . When the $D$ value reaches the Su value the output "ASU" =1.
When "U/D"=0 it will load the value of $S_{u}$ to register $D$. When M1974 $=0$ it will be decreased by $S_{u}-S_{\llcorner } / P V$ every 0.01 sec or when M1974 $=1$ it will be decreased by PV every 0.01 sec . When the D value reaches the $S_{L}$ value the output "ASL" $=1$.

- The ramping direction(U/D) is determined at the time when input control "ENU" changes from $0 \rightarrow 1$. After the output $D$ start to ramp, the change of $U / D$ is no effect.
- If it is required to pause the ramping action, it must let the input control "PAU" = 1 ; when " $P A U$ " $=0$, and the ramping action is not completed, it will continue to complete the ramping action.
- The value of $S_{u}$ must be larger than $S_{L}$, otherwise the ramp function will not be performed, and the output "ERR" will set to 1 .
- This instruction use the register $D$ to store the output ramping value; if the application use the D/A module to send the speed command, then speed command can be derived from the RAMP function to get a more smooth movement.
- In addition to use register $D$ to store the ramping value, this instruction also used the register $D+1$ to act as internal working register; therefore the other part of program can not use the register D+1.

| FUN 95 P RAMP | RAMP FUNCTION FOR D/A OUTPUT |  |  | FUN 95 P <br> RAMP |
| :---: | :---: | :---: | :---: | :---: |
| Program example |  |  |  |  |
|  |  |  M100 Move the ramping value to AO output register <br> ASL ()$^{\text {M101 }}$ R3904 <br>  M102  |  |  |

T20: Ramp timer (timer with 0.01 second time base)
R100: preset value of ramp timer (the unit is 0.01 second, 100 for a second).
R101: Lower limit value.
R102: Upper limit value.
R103: Register storing current ramp value.
R104: Working register

- If $\mathrm{M} 1974=0$, When input control M 0 changes from $0 \rightarrow 1$, it first reset the timer T 20 to 0 . If $\mathrm{M} 2=1$, it will load the R101 (lower limit) value into the R103, and it will increase the output with fixed value (R102-R101 / R100) for every 0.01 second and stores it to register R103. When the T2 timer going up to the preset value R100, the output value equals to R102, and the output M102 will set to 1 . If M2=0, will load the R102 (upper limit) value into the R103, and it will decrease the output amount with fixed ratio (R102-R101 / R100) for every 0.01 second and store it to register R103. The T2 timer going up to the preset value R100, the output value equals to R102, and the output M101 will set to 1 .
- $\quad \mathrm{M} 1=1$, pause the ramping action.
- The value of R102 must be greater than R101, otherwise the ramp action will not be performed, and the output M100 will set to 1 .


| FUN98 RAMP2 | TRACKING TYPE RAMP FUNCTION FOR D/A OUTPUT |  |  | FUN98 RAMP2 |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Om : Maximum output; range from 0~65535 <br> Ta : The acceleration time for the output from 0 up to maximum; <br> Range from 0~65000, unit is in mS <br> Td : The deceleration time for the output from maximum down to 0; <br> Range from 0~65000, unit is in mS <br> Rt : Register of target output; <br> Range from 0~65535 <br> Rc : Register of current output, it is used for analog output <br> WR: Starting address of working registers, it needs 4 registers <br> * This instruction can be supported in PLC OS firmware V4.60 or late |  |


|  | HR | OR | ROR | DR | K |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { R0 } \\ \text { । } \\ \text { R3839 } \end{gathered}$ | $\begin{gathered} \text { R3904 } \\ \text { । } \\ \text { R3967 } \end{gathered}$ | $\begin{gathered} \mathrm{R} 5000 \\ \text { । } \\ \text { R8071 } \end{gathered}$ | $\begin{array}{\|c} \hline \text { D0 } \\ \text { । } \\ \text { D3999 } \end{array}$ | 16bit |
| Om | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0~65535 |
| Ta | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0~65000 |
| Td | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0~65000 |
| Rt | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |
| Rc | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |
| WR | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ * | $\bigcirc$ |  |

- When execution "EN" $=0$, current output value (Rc) will be 0 immediately; the output indicators ACC=0 and DEC=0.
- When execution "EN" =1, this instruction being executed; it will output current value (Rc) first, and then compare the target output value (Rt) with current output value (Rc) every scan; if the target output value is greater than current output value, the current output will be increased according to the rate, which is decided by the settings of acceleration time (Ta) and maximum output (Om), till current output value is equal to the target output value (ACC=1 during this time); if the target output value is less than current output value, the current output will be decreased according to the rate, which is decided by the settings of deceleration time (Td) and maximum output (Om), till current output value is equal to the target output value ( $\mathrm{DEC}=1$ during this time).
- If the setting value of target output ( Rt ) is greater than maximum output $(\mathrm{Om})$, the output value will be clamped by the maximum value.
- It can have smooth activity for acceleration and deceleration control via the execution of this instruction by using current output value (Rc) for analog output (R39044~R3967).
- The setting value of target output (Rt) needs to stay two scan times at least for proper operation.
- It needs 4 registers for working, they can not be repeated in use 。
- This instruction is for positive value operation, but it also can have negative output by short and easy application program for help. Please see example 2.

| FUN98 RAMP2 | TRACKING TYPE RAMP F | PUT |  | FUN98 RAMP2 |
| :---: | :---: | :---: | :---: | :---: |
| Example 1 : Positive output for ACC/DEC control |  |  |  |  |
| \|N001 || |  |  | AMP2- $\begin{gathered} D 10 \\ 16383 \end{gathered}$ | $\mathrm{F}_{\mathrm{ACC}}-{ }_{(1)}^{\mathrm{M1}}$ |
|  |  |  | $\begin{gathered} \text { DO } \\ 30000 \end{gathered}$ |  |
|  |  |  | $\begin{gathered} 01 \\ 20000 \end{gathered}$ | -DEC-() |
|  |  |  | $\begin{aligned} & 0100 \\ & 8192 \end{aligned}$ |  |
|  |  | Rc: | $\begin{aligned} & \text { R3904 } \\ & 4606 \end{aligned}$ |  |
|  |  | WR: | $\begin{gathered} \text { D1000 } \\ 8192 \end{gathered}$ |  |

D10 : Setting of maximum output, it is 16383
D0 : The acceleration time for the output from 0 up to maximum, it is 30000 mS
D1 : The deceleration time for the output from maximum down to 0 , it is 20000 mS
D100 : Setting of target output value, it is 8192
R3904 : Register of current output, it is used for analog output
D1000~D1003 : Working registers
Description: When MO=0, current output value is 0 immediately (No ramp).
When MO=1, it will output the value of R3904 first; and then compare the target output value (D100) with current output value (R3904) every scan; if D100 $>$ R3904, the current output value of R3904 will be increased according to the rate of 16383/30000 (Om=16383, Ta=30000), till R3904=D100 (ACC=1 during this time); if D100<R3904, the current output value of R3904 will be decreased according to the rate of 16383/20000 ( $\mathrm{Om}=16383$, $\mathrm{Td}=20000$ ), till R3904=D100 ( $\mathrm{DEC}=1$ during this time).


| FUN98 <br> RAMP2 | TRACKING TYPE RAMP FUNCTION FOR D/A OUTPUT | FUN98 <br> RAMP2 |
| :--- | :--- | :--- |

Example 2 : Both positive and negative output for ACC/DEC control


D10 : Setting of maximum output, it is 8191
D0 : The acceleration time for the output from 0 up to maximum, it is 20000 mS
D1 : The deceleration time for the output from maximum down to 0 , it is 10000 mS
D100 : Setting of target output value, it is 0
D200 : Register of current output, it is used for analog output
D1000~D1003 : Working registers
Description: When $\mathrm{M} 0=0$, current output value is 0 immediately (No ramp).
When $\mathrm{M} 0=1$, it will output the value of D200 first; and then compare the target output value (D100) with current output value (D200) every scan; if D100 > D200, the current output value of D200 will be increased according to the rate of $8191 / 20000$ ( $\mathrm{Om}=8191$, $\mathrm{Ta}=20000$ ), till $\mathrm{D} 200=\mathrm{D} 100$ ( $\mathrm{ACC}=1$ during this time); if $\mathrm{D} 100<\mathrm{D} 200$, the current output value of D200 will be decreased according to the rate of 8191/10000 (Om=8191, Td=10000), till D200=D100 (DEC=1 during this time).
M100=1, positive output control; $\mathrm{M} 101=1$, negative output control.
The target output (D100) is always positive value from 0~65535.


## Table Instructions

## Table Instructions

| Fun No. | Mnemonic | Functionality | Fun No. | Mnemonic | Functionality |
| :---: | :---: | :--- | :---: | :---: | :--- |
| 100 | $\mathrm{R} \rightarrow \mathrm{T}$ | Register to table data move | 107 | T_FIL | Table fill |
| 101 | $\mathrm{~T} \rightarrow \mathrm{R}$ | Table to register data move | 108 | T_SHF | Table shift |
| 102 | $\mathrm{~T} \rightarrow \mathrm{~T}$ | Table to table data move | 109 | T_ROT | Table rotate |
| 103 | BT_M | Block table move | 110 | QUEUE | Queue |
| 104 | T_SWP | Block table swap | 111 | STACK | Stack |
| 105 | R-T_S | Register to table search | 112 | BKCMP | Block compare |
| 106 | T-T_C | Table to table compare | 113 | SORT | Data Sort |

- A table consists of 2 or more consecutive registers (16 or 32 bits). The number of registers that comprise the table is called the table length (L). The operation object of the table instructions always takes the register as unit (i.e. 16 or 32 bit data).
- The operation of table instructions are used mostly for data processing such as move, copy, compare, search etc, between tables and registers, or between tables. These instructions are convenient for application.
- Among the table instructions, most instructions use a pointer to specify which register within a table will be the target of operation. The pointer for both 16 and 32 -bit table instructions will always be a 16 -bit register. The effective range of the pointer is 0 to $L-1$, which corresponds to registers $T_{0}$ to $T_{L-1}$ (a total of $L$ registers). The table shown below is a schematic diagram for 16 -bit and 32 -bit tables.
- Among the table operations, shift left/right, rotate left/right operations include a movement direction. The direction toward the higher register is called left, while the direction toward the lower register is called right, as shown in the diagram below.


- When move control "EN" = 1 or transition from 0 to 1 ( $P$ instruction), the contents of the source register Rs will be written onto the register Tdpr indicated by the pointer Pr within the destination table Td (length is L). Before executing, this instruction will first check the pointer clear "CLR" input signal. If "CLR" is 1 , it will first clear the pointer Pr, and then carry out the move operation. After the move has been completed, it will then check the Pr value. If the Pr value has already reached L-1 (point to the last register in the table) then it will only set the move-to-end flag "END" to 1, and finish execution of this instruction. If the Pr value is less than $\mathrm{L}-1$, then it must again check the pointer increment "INC" input signal. If "INC" is 1 , then Pr value will be also increased. Besides, pointer clear "CLR" is able to operate independently, without being influenced by other input.
- The effective range of the pointer is 0 to $\mathrm{L}-1$. Beyond this range, the pointer error "ERR" will be set to 1 , and this instruction will not be performed.


Before

- The example at left at the very beginning pointer $\mathrm{Pr}=4$, the entire content of table Td is 0 , and the Rs value is 8888. The diagram below shows the operation results when X1 have the transition of $0 \rightarrow 1$ twice.
- Because INC is 1 , $\operatorname{Pr}$ will increase by 1 each time the instruction is executed.


First time result


Second time result

Table Instructions

| $\begin{gathered} \text { FUN101 D } \mathrm{P} \\ \mathrm{~T} \rightarrow \mathrm{R} \end{gathered}$ | TABLE TO REGISTER MOVE |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { FUN101 D P } \\ T \rightarrow R \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Move contro <br> Pointer incremen <br> Pointer clear | EN <br> - INC | Ladd <br> 101D <br> Ts: <br> L : <br> Pr : <br> Rd: | er symb <br> P. $\mathrm{T} \rightarrow \mathrm{R}$ $\square$ $\square$ $\square$ $\qquad$ |  | $D M$ $R-P$ | ove to <br> ointer | end error |  | Ts: S L : L Pr : P Rd: D Ts, Rd serve | ource <br> ength <br> ointer <br> estina <br> may <br> ndirec | able s <br> four <br> egiste <br> ion reg <br> ombin <br> addre | arting <br> e table <br> ister <br> with <br> ss app | register <br> , Z, PO~ <br> ication | P9 to |
| Range | WX | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
| Operand | $\begin{array}{\|c} \mathrm{w} \times 0 \\ 1 \\ \mathrm{w} \times 240 \end{array}$ | $\begin{gathered} \text { WYo } \\ \text { । } \\ \text { WY240 } \end{gathered}$ |  | WSO । WS984 | $\begin{gathered} \text { T0 } \\ \text { \| } \\ \text { T255 } \end{gathered}$ | $\begin{gathered} \mathrm{CO} \\ \text { \| } \\ \mathrm{C} 255 \end{gathered}$ | $\begin{gathered} \text { R0 } \\ \text { \| } \\ \text { R3839 } \end{gathered}$ | $\begin{gathered} \text { R3840 } \\ \text { \| } \\ \text { R3903 } \end{gathered}$ | $\begin{array}{\|c} \text { R3904 } \\ \text { । } \\ \text { R3967 } \end{array}$ |  | $\begin{gathered} \text { R5000 } \\ \text { \| } \\ \text { R8071 } \end{gathered}$ | $\begin{gathered} \text { D0 } \\ \text { \| } \\ \text { D4095 } \end{gathered}$ | $\begin{gathered} \text { 16/32bit } \\ +/- \\ \text { number } \end{gathered}$ | $\begin{gathered} V \cdot z \\ \text { PO~P9 } \end{gathered}$ |
| Ts | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |
| L |  |  |  |  |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ * | $\bigcirc$ |  |  |
| Pr |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | - | $\bigcirc *$ | $\bigcirc$ | 2~2048 |  |
| Rd |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ * | ○* | $\bigcirc$ |  | $\bigcirc$ |

- When move control "EN" = 1 or transition from 0 to 1 ( $\mathbf{P}$ instruction), the value of the register Tspr specified by pointer Pr within source table Ts (length is $L$ ) will be written into the destination register Rd. Before executing, this instruction will first check the input signal of pointer clear "CLR". If "CLR" is 1, it will first clear Pr and then carry out the move operation. After completing the move operation, it will then check the value of Pr . If the Pr value has already reached L-1 (point to the last register in the table), then it sets the move-to-end flag to 1 , and finishes executing of this instruction. If Pr is less than L-1, it check the status of "INC". If "INC" is 1 , then it will increase $\operatorname{Pr}$ and finish the execution of this instruction. Besides, pointer clear "CLR" can execute independently and is not influenced by other inputs.
- The effective range of the pointer is 0 to L-1. Beyond this range the pointer error "ERR" will be set to 1 and this instruction will not be carried out.


Before execution

- In the example at left, at the very beginning $\operatorname{Pr}=7$ and Ts and Rd are as shown at left in the diagram below. When X0 have a transition from $0 \rightarrow 1$ twice, the results are shown at right in the diagram below.
- At the second time execution, the pointer has already reached to the end so there will be no increment.


| $\begin{gathered} \text { FUN102 D } P \\ T \rightarrow T \end{gathered}$ | TABLE TO TABLE MOVE |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{r} \text { FUN102 } \\ \mathrm{T} \rightarrow \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Move control-EN <br> Pointer increment - INC <br> Pointer clear-CLR |  | 102DP. $T \rightarrow T$ <br> Ts: $\square$ <br> Td: $\square$ <br> L : $\square$ <br> Pr : $\square$ |  | END - Move to end <br> ERR - Pointer error |  |  |  | Td : Starting number of destination table register <br> L : Table (Ts and Td) length <br> Pr : Pointer register <br> Ts, Td may combine with V, Z, P0~P9 serve indirect address application |  |  |  |  |  |  |
| Range | wx | WY | WM | ws | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
| Ope- <br> rand | $\begin{array}{\|c} \hline w \times 0 \\ 1 \\ w \times 240 \end{array}$ | $\begin{gathered} \text { WYo } \\ \text { 1 } \\ \text { WY240 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { WMO } \\ \text { । } \\ \text { WM1896 } \end{array}$ | $\begin{gathered} \text { wso } \\ \text { w } \\ \text { ws } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TO } \\ 1 \\ \text { T255 } \end{array}$ | $\begin{gathered} \mathrm{C} 0 \\ \mathrm{I} \\ \mathrm{C} 255 \end{gathered}$ | $\begin{array}{\|c} \hline \mathrm{RO} \\ \mathrm{I} \\ \mathrm{R} 3839 \end{array}$ | $\begin{gathered} \text { R } 3840 \\ 1 \\ \text { R } 3903 \end{gathered}$ | $\begin{gathered} \text { R3904 } \\ \text { \| } \\ \text { R3967 } \end{gathered}$ | $\begin{gathered} \text { R3968 } \\ \text { I } \\ \text { R4167 } \end{gathered}$ | $\begin{gathered} \text { R5000 } \\ \text { I } \\ \text { R8071 } \end{gathered}$ | $\begin{gathered} \text { D0 } \\ \text { \| } \\ \text { D4095 } \end{gathered}$ | $\begin{gathered} 2 \\ 1 \\ 1 \\ 2048 \end{gathered}$ | $\left.\begin{gathered} \mathrm{V} \cdot \mathrm{z} \\ \mathrm{PO} \sim \mathrm{P} 9 \end{gathered} \right\rvert\,$ |
| Ts | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |
| Td |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc{ }^{*}$ | $\bigcirc{ }^{*}$ | $\bigcirc$ |  | $\bigcirc$ |
| L |  |  |  |  |  |  | $\bigcirc$ |  |  |  | $\bigcirc{ }^{*}$ | $\bigcirc$ | $\bigcirc$ |  |
| Pr |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ * | $\bigcirc$ * | $\bigcirc$ |  |  |

- When move control "EN" = 1 or have a transition from 0 to 1 ( $\mathbf{P}$ instruction), the register Tspr pointed by pointer Pr within the source table will be moved to a register Tdpr, which also pointed by the pointer Pr in the destination table. Before execution, it will first check the input signal of pointer clear "CLR". If "CLR" is 1 , it will first clear $\operatorname{Pr}$ to 0 and then do the move (in this case $\mathrm{Ts} 0 \rightarrow \mathrm{Td} 0$ ). After the move action has been completed it will then check the value of pointer Pr. If the Pr value has already reached L-1 (point to the last register on the table), then it will set the move-to-end flag "END" to 1 and finish executing of this instruction. If the Pr value is less than L-1, it will check the status of "INC". If "INC" is 1 , then the Pr value will be increased by 1 before execution. Besides, pointer clear "CLR" can execute independently, and will not be influenced by other input.
- The effective range of the pointer is 0 to L-1. Beyond this range, the pointer error flag "ERR" will be set to 1 , and this instruction will not be carried out.

- The diagram at left below is the status before execution. When X0 from $0 \rightarrow 1$, the content of R5 in Ts table will copy to R15 and pointer R20 will be increased by 1.


Table Instructions


- In this instruction the source table and destination table are the same length. When this instruction was executed all the data in the Ts table is completely copied to Td. No pointer is involved in this instruction.
- When move control "EN" = 1 or have a transition from 0 to 1 ( $\mathbf{P}$ instruction), all the data from source table Ts (length L ) is copied to the destination table Td , which is the same length.
- One table is completely copied every time this instruction is executed, so if the table length is long, it will be very time consuming. In practice, P modifier should be used to avoid time waste caused by each scan repeating the same movement action.

- The diagram at left below is the status before execution. When X0 from $0 \rightarrow 1$, the content of R0~R9 in Ts table will copy to R10~R19.

|  | Ts |  | Td | $\begin{gathered} x 0=\uparrow \\ \Rightarrow \end{gathered}$ |  | Td |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R0 | 0000 | $\longrightarrow$ R10 | 0000 |  | R10 | 0000 |
| R1 | 1111 | $\longrightarrow$ R11 | 0000 |  | R11 | 1111 |
| R2 | 2222 | $\rightarrow \mathrm{R} 12$ | 0000 |  | R12 | 2222 |
| R3 | 3333 | $\rightarrow \mathrm{R} 13$ | 0000 |  | R13 | 3333 |
| R4 | 4444 | $\rightarrow$ R14 | 0000 |  | R14 | 4444 |
| R5 | 5555 | $\longrightarrow$ R15 | 0000 |  | R15 | 5555 |
| R6 | 6666 | $\rightarrow$ R16 | 0000 |  | R16 | 6666 |
| R7 | 7777 | $\rightarrow$ R17 | 0000 |  | R17 | 7777 |
| R8 | 8888 | R18 | 0000 |  | R18 | 8888 |
| R9 | 9999 | $\rightarrow$ R19 | 0000 |  | R19 | 9999 |
|  | Befo | re executed |  |  |  | ecute sult |



- This instruction swaps the contents of Tables a and b, so the table must be the same length, and the registers in the table must of write able. Since a complete swap is done with each time the instruction is executed, no pointer is needed.
- When move control "EN" = 1 or have a transition from 0 to 1
instruction), the contents of Table a and Table $b$ will be completely swapped.
- This instruction will swap all the registers specified in $L$ each time the instruction is executed, so if the table length is big, it will be very time consuming, therefore P instruction should be used.
- The diagram at left below is the status before execution.

X0

- $-E N$

104P.T_SWP
Ta: R 0
Tb: R 10
L : 10 When X 0 from $0 \rightarrow 1$, the contents of $\mathrm{R} 0 \sim \mathrm{R} 9$ in Ts table will swap with R10~R19.

|  | Ta |  | Tb |  |  | Ta |  | Tb |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R0 | 0000 | R10 | 1111 | $\begin{gathered} \mathrm{XO}=\uparrow \\ \underset{\mathrm{c}}{ }=\uparrow \end{gathered}$ | R0 | 1111 | R10 | 0000 |
| R1 | 0000 | R11 | 1111 |  | R1 | 1111 | R11 | 0000 |
| R2 | 0000 | R12 | 1111 |  | R2 | 1111 | R12 | 0000 |
| R3 | 0000 | R13 | 1111 |  | R3 | 1111 | R13 | 0000 |
| R4 | 0000 | R14 | 1111 |  | R4 | 1111 | R14 | 0000 |
| R5 | 0000 | R15 | 1111 |  | R5 | 1111 | R15 | 0000 |
| R6 | 0000 | R16 | 1111 |  | R6 | 1111 | R16 | 0000 |
| R7 | 0000 | R17 | 1111 |  | R7 | 1111 | R17 | 0000 |
| R8 | 0000 | R18 | 1111 |  | R8 | 1111 | R18 | 0000 |
| R9 | 0000 | R19 | 1111 |  | R9 | 1111 | R19 | 0000 |

Before executed
After executed

Table Instructions


- When search control "EN" = 1 or has a transition from 0 to 1 ( $\mathbf{P}$ instruction), will search from the first register of Table Ts (when "FHD" = 1 or Pr value has reached L-1), or from the next register (Tspr + 1) pointed by the pointer within the table ("FHD" = 0 , while $\operatorname{Pr}$ value is less than L-1) to find the first data different with Rs(when $D / S=1$ ) or find the first data the same with Rs (when $D / S=0$ ). If it find a data match the condition it will immediately stop the search action, and the pointer Pr will point to that data and found objective flag "FND" will set to 1 . When the searching has searched to the last register of the table, the execution of the instruction will stop, whether it was found or not. In that case the search-to-end flag "END" will be set to 1 and the Pr value will stop at L-1. When this instruction next time is executed, $\operatorname{Pr}$ will automatically return to the head of the table (Pr $=0$ ) before the search begin.
- The effective range of $\operatorname{Pr}$ is 0 to $\mathrm{L}-1$. If the value exceeds this range then the pointer error flag "ERR" will change to 1 , and this instruction will not be carried out.

- The instruction at left is searching the table for a register with the value 5555 (because $D / S=0$, it is searching for same value). Before execution, the pointer point to R2, but the starting point of the search is $\mathrm{Pr}+1$ (i.e. it starts from R3). After X0 has transition from $0 \rightarrow 13$ times, the results of each search may be obtained as shown in the diagram below.


Before execution

Start point
(Third)





(2) $\mathrm{XO}=$ 个



|  | FN |
| :--- | :--- |
| 1 | EN |
|  | 0 |


| $\begin{gathered} \text { FUN106 DP } \\ \text { T-T_C } \end{gathered}$ | TABLE TO TABLE COMPARE |  |  |  |  |  |  |  |  |  |  |  |  | FUN106 <br> T-T_C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  Ta: Starting register of Table a <br> FND - Found objective Tb: Starting register of Table b <br>  L : Lengths of Table <br> END - Compare to end Pr : Pointer <br>  <br> Ta, Tb may combine with V, Z, P0~P9 to <br> serve indirect address application <br> ERR - Pointer error  |  |  |  |  |  |  |  |  |  |
|  | WX | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
| Ope- <br> rand | $\begin{gathered} \mathrm{w} \times 0 \\ 1 \\ \mathrm{w} \times 240 \end{gathered}$ | WYo WY240 |  | wso <br> ws98 | $\begin{array}{\|c\|} \hline \text { T0 } \\ 1 \\ \text { T225 } \\ \hline \end{array}$ | $\begin{gathered} \hline \mathrm{C} 0 \\ 1 \\ \mathrm{C} 255 \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{RO} \\ 1 \\ \mathrm{R} 3839 \end{array}$ | $\begin{aligned} & \text { R3840 } \\ & \text { I } \end{aligned}$ | $\begin{array}{\|c} \hline \text { R3904 } \\ \text { R } \\ \text { R3967 } \end{array}$ | $\begin{gathered} \text { R3968 } \\ \text { \| } \\ \text { R4167 } \end{gathered}$ | $\begin{array}{\|c} \hline \text { R5000 } \\ \text { I } \\ \text { R8071 } \end{array}$ | $\begin{array}{\|c} \hline \mathrm{D} 0 \\ 1 \\ \mathrm{D} 4095 \end{array}$ | 2 1 1 256 | $\begin{gathered} \mathrm{V} \cdot \mathrm{Z} \\ \mathrm{PO} \sim \mathrm{Pg} \end{gathered}$ |
| Ta | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |
| Tb | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |
| L |  |  |  |  |  |  | $\bigcirc$ |  |  |  | $\bigcirc^{*}$ | $\bigcirc$ | $\bigcirc$ |  |
| Pr |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ * | $\bigcirc^{*}$ | $\bigcirc$ |  |  |

- When comparison control "EN" = 1 or has a transition from 0 to 1 ( $\mathbf{P}$ instruction), then starting from the first register in the tables Ta and Tb (when "FHD" = 1 or Pr value has reached $\mathrm{L}-1$ ) or starting from the next pair of registers (Tapr+1 and Tbpr+1) pointed by Pr ("FHD" $=0$, while Pr is less than L-1), this instruction will search for pairs of registers with different values (when "D/S" =1) or the same value (when "D/S" = 0). When search found (either different or the same), it will immediately stop the search and the pointer Pr will point to the register pairs met the search criteria. The found flag "FND" will be set to 1 . When it has searched to the last register of the table, the instruction will stop executing. whether it found or not. The compare-to-end flag "END" will be set to 1 , and the pointer value will stop at L-1. When this instruction is executed next time, Pr will automatically return to the head of the table to begin the search. The effective range of $\operatorname{Pr}$ is 0 to $\mathrm{L}-1$. The Pr value should not changed by other programs during the operation. As this will affect the result of the search. If the Pr value not in the effective range, the pointer error flag "ERR" will be set to 1, and this instruction will not be carried out.


Before execution

- The instruction at left starts from the register next to the register pointed by the pointer (because "FHD" is 0 ) to search for register pairs with different data (because "D/S" is 1) within the 2 tables. At the very beginning, Pr points to Ta1 and Tb1. There are 3 different pairs of data at the position $1,3,6$ of the table. However, it does not compare from the beginning, and this instruction will start searching from position 3 downwards. After X0 has changed 3 times from 0 to 1 , the results are shown in the diagram below.


Table Instructions

| FUN107 D P T_FIL | TABLE FILL |  |  |  |  |  |  |  |  |  |  |  |  | FUN107 <br> T_FIL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ladder symbol |  |  |  | Rs : Source data to fill, can be a constant or a register <br> Td : Starting register of destination table <br> L :Table length <br> Rs, Td may combine with V, Z, P0~P9 to serve indirect address application |  |  |  |  |  |  |  |  |  |  |
| Range | wx | WY | WM | wS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
| Ope- <br> rand | $\begin{array}{\|c} \hline w \times 0 \\ 1 \\ w \times 240 \end{array}$ | $\begin{gathered} \text { WYo } \\ 1 \\ \text { WY240 } \end{gathered}$ |  | $\begin{gathered} \text { wso } \\ \text { ws984 } \end{gathered}$ | $\begin{gathered} \hline \mathrm{TO} \\ \mathrm{I} \\ \mathrm{~T} 255 \end{gathered}$ | $\begin{gathered} \mathrm{co} \\ \text { । } \\ \mathrm{C} 255 \end{gathered}$ | $\begin{gathered} \mathrm{RO} \\ 1 \\ \mathrm{R} 3839 \end{gathered}$ | $\begin{gathered} \text { R3840 } \\ \text { I } \\ \text { R3903 } \end{gathered}$ | $\begin{gathered} \text { R3904 } \\ 1 \\ \text { R3967 } \end{gathered}$ | $\begin{gathered} \text { R3968 } \\ \text { । } \\ \text { R4167 } \end{gathered}$ | $\begin{array}{\|c} \text { R5000 } \\ \vdots \\ \text { R8071 } \end{array}$ | $\begin{array}{\|c\|c\|c\|c\|} \hline \mathrm{D} \\ \mathrm{D} 095 \end{array}$ | $\begin{gathered} \text { 16/32-bit } \\ +-- \\ \text { number } \end{gathered}$ | $\begin{aligned} & V \cdot z \\ & P 0 \sim P 9 \end{aligned}$ |
| Ts | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Td |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc{ }^{*}$ | $\bigcirc{ }^{*}$ | $\bigcirc$ |  | $\bigcirc$ |
| L |  |  |  |  |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ * | $\bigcirc$ | 2-256 |  |

- When fill control "EN" = 1 or has a transition from 0 to 1 ( $\boldsymbol{P}$ instruction), the Rs data will be filled into all the registers of the table Td.
- This instruction is mainly used for clearing the table (fill 0 ) or unifying the table (filling in the same values). It should be used with the $P$ instruction.

| XO EN- | 107P.T_FIL |
| :---: | :---: |
|  | Rs: 5555 |
|  | Td: R 0 |
|  | L : 10 |

- The instruction at left will fill 5555 into the whole table Td. The results are as shown in the diagram below.


- When shift control "EN" $=1$ or has a transition from 0 to 1 ( $\boldsymbol{P}$ instruction), all the data from table Ts will be taken out and shifted one position to the left (when "L/R" = 1) or to the right (when "L/R" = 0). The room created by the shift operation will be filled by IW and the results will be written into table Td. The data shifted out will be written into OW.

- In the program at left, Ts and Td is the same table. Therefore, the table shifts itself and then writes back to itself (the table must be writ able). It first perform a shift left operation (let X1 = 1, and X0 go from $0 \rightarrow 1$ ) then perform a shift to right operation (let $\mathrm{X} 1=0$, and makes X 0 go from 0 $\rightarrow 1$ ). The result are shown at right in the diagram below.


Table Instructions

| FUN109 <br> T_ROT | TABLE ROTATE |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { FUN109 D P } \\ \text { T_ROT } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Ts : Source table for rotate <br> Td : Destination table storing results of rotation <br> L : Lengths of table <br> Ts, Td may combine with V, Z, P0~P9 to serve indirect address application |  |  |  |  |  |  |  |  |  |
|  | WX | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
|  | $\begin{array}{\|c} \mathrm{w} \times 0 \\ 1 \\ \mathrm{w} \times 240 \end{array}$ | $\begin{gathered} \text { WYo } \\ \text { \| } \\ \text { wY240 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { WMO } \\ \text { । } \\ \text { WM1896 } \end{array}$ | $\begin{gathered} \text { WSO } \\ \text { । } \\ \text { ws984 } \end{gathered}$ | $\begin{array}{\|c\|c\|} \hline \mathrm{TO} \\ \mathrm{I} \\ \mathrm{~T} 255 \\ \hline \end{array}$ | $\begin{gathered} \hline \mathrm{C} 0 \\ \text { I } \\ \text { C255 } \end{gathered}$ | $\begin{gathered} \mathrm{R} 0 \\ 1 \\ \mathrm{R} 3839 \end{gathered}$ | $\begin{gathered} \text { R3840 } \\ \text { I } \\ \text { R3903 } \end{gathered}$ | $\begin{gathered} \text { R3904 } \\ \text { । } \\ \text { R3967 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { R3968 } \\ \text { । } \\ \text { R4167 } \end{array}$ | $\begin{array}{\|c} \hline \text { R5000 } \\ 1 \\ \text { R8071 } \end{array}$ | $\begin{array}{\|c\|} \hline \text { D0 } \\ \text { I } \\ \text { D4095 } \end{array}$ | $\begin{gathered} 2 \\ 1 \\ 256 \end{gathered}$ | $\begin{array}{r} \mathrm{V} \cdot \mathrm{z} \\ \mathrm{P} 0 \sim \mathrm{P} 9 \\ \hline \end{array}$ |
| Ts | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |
| Td |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ * | $\bigcirc^{*}$ | $\bigcirc$ |  | $\bigcirc$ |
| L |  |  |  |  |  |  | $\bigcirc$ |  |  |  | $\bigcirc^{*}$ | $\bigcirc$ | $\bigcirc$ |  |

- When rotation control "EN" = 1 or has a transition from 0 to 1 ( $\mathbf{P}$ instruction), the data from the table of $T s$ will be rotated 1 position to the left (when "L/R" = 1) or 1 position to the right (when "L/R" = 0). The results of the rotation will then be written onto table Td.

- In the program at left, Ts and Td is the same table. The table after rotation will write back to itself. It first perform one left rotation (let X1 = 1, and X0 go from $0 \rightarrow 1$ ), and then performs one right rotation (let $\mathrm{X} 1=0$, and X 0 go from $0 \rightarrow 1$ ). The results are shown at right in the diagram below.


Before execution
(Rotate left)
(Rotate right)

> (2)Second time

| FUN110 D P QUEUE | QUEUE |  |  |  |  |  |  |  |  |  |  |  |  | FUN110 D P QUEUE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ladder symbol <br>  |  |  |  | -EPT - Queue empty <br> FUL - Queue <br> -ERR— Pointer error |  |  |  |  | IW : Data pushed into queue, can be a constant or a register <br> QU : Starting register of queue <br> L : Size of queue <br> Pr : Pointer register <br> OW: Register accepting data popped out from queue <br> QU may combine with V, Z, P0~P9 to serve indirect address application |  |  |  |  |  |
| Range | WX | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
| Operand | $\begin{array}{\|c} \hline w \times 0 \\ 1 \\ \mathrm{w} \times 240 \end{array}$ | $\begin{gathered} \hline \text { WYo } \\ 1 \\ \text { wY240 } \end{gathered}$ | $\begin{gathered} \hline \text { Wмо } \\ \text { । } \\ \text { wM1896 } \end{gathered}$ | $\begin{gathered} \hline \text { Wso } \\ \text { । } \\ \text { ws984 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { T0 } \\ 1 \\ \text { T255 } \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{c} 0 \\ 1 \\ \mathrm{c} 255 \end{array}$ | $\begin{gathered} \mathrm{R} 0 \\ \mathrm{I} \\ \mathrm{R} 3839 \end{gathered}$ | $\begin{array}{\|c} \hline \mathrm{R} 3840 \\ 1 \\ \mathrm{R} 3903 \end{array}$ | $\begin{array}{\|l\|l} \hline \text { R3904 } \\ \text { R } \end{array}$ | $\begin{gathered} \mathrm{R} 3968 \\ \mathrm{R} \\ \mathrm{R} 4167 \end{gathered}$ | $\begin{array}{\|l} \hline \text { R5000 } \\ \text { । } \\ \text { R8071 } \end{array}$ | $\begin{gathered} \hline \text { D0 } \\ \text { I } \\ \text { D409 } \end{gathered}$ | 16/32-bit <br> +/- number | $V \cdot z$ P0~P9 |
| IW | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |
| QU |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc^{*}$ | $\bigcirc$ |  | $\bigcirc$ |
| L |  |  |  |  |  |  | $\bigcirc$ |  |  |  | $\bigcirc^{*}$ | $\bigcirc$ | 2~256 |  |
| Pr |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | ○* | $\bigcirc^{*}$ | $\bigcirc$ |  |  |
| OW |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | ○* | $\bigcirc^{*}$ | $\bigcirc$ |  |  |

- Queue is also a kind of table. It is different from ordinary table in that its queue register numbers go from 1 to L and not from 0 to $\mathrm{L}-1$. In other words $\mathrm{QU}_{1} \sim \mathrm{QU} \mathrm{L}_{\mathrm{L}}$ respectively correspond to pointers $\mathrm{Pr}=1$ to L , and $\operatorname{Pr}=0$ is used to show that the queue is empty.
- Queue is a first in first out (FIFO) device, i.e. - the data that first pushed into the queue will be the first to pop out from the queue. A queue is comprised of $L$ consecutive 16 or 32 bit registers ( $D$ instruction) starting from the QU register, as in the diagram below:

- When execution control "EN" = 1 or has a transition from 0 to 1 ( $\mathbf{P}$ instruction), the status of in/out control "I/O" determines whether the IW data will be pushed into the queue (when "I/O" = 1) or be popped out and transferred to OW (when "I/O" = 0). As shown in the diagram above, the IW data will always be pushed into the first (QU1) register of the queue. After it has been pushed in, Pr will immediately be increased by 1 , so that the pointer can always point to the first data that was pushed into the queue. When it is popped out, the data pointed by Pr will be transferred directly to OW. Pr will be reduced by 1 , so that it still point to the first data remained in the queue.

Table Instructions

| FUN110 DP <br> QUEUE | QUEUE | FUN110 DP <br> QUEUE |
| :---: | :---: | :---: |

- If no data has yet been pushed into the queue or the pushed in data has already been popped out ( $\mathrm{Pr}=0$ ), then the queue empty flag will be set to 1 . In this case, even if there is further popping out action, this instruction will not be executed. If data is only pushed in and not popped out, or pushed in is more than that popped out, then the queue finally becomes full (pointer Pr indicates the $Q U_{\llcorner }$position), and the queue full flag is changed to 1 . In this case, if there is more pushing in action, this instruction will not execute. The pointer for this instruction is used during access of the queue, to indicate the data that was pushed in the earliest. Other programs should not be allowed to change it, or else an operation error will be created. If there is a specific application, which requires the setting of a Pr value, then its permissible range is 0 to L ( 0 means empty, and 1 to $L$ respectively correspond to QU1 to QUL). Beyond this range, the pointer error flag "ERR" will be set as 1, and this instruction will not be carried out.

- The program at left assumes the queue content is the same with the queue at preceding page. It will first perform queue push operation, and then perform pop out action. The results are shown below. Under any circumstance, Pr always point to the first (oldest) data that was remained in queue.


| FUN111 DP STACK | STACK |  |  |  |  |  |  |  |  |  |  |  |  | UN111 STACK |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\text { Execution control-EN }-\left[\begin{array}{l} \text { 111DP.STACK } \\ \text { IW }: \text { Out control }-\mathrm{I} / \mathrm{O}- \\ \mathrm{ST}: \\ \mathrm{L}: \\ \mathrm{Pr}: \\ \mathrm{OW}: \\ \hline \end{array}\right]$ |  |  |  |  | EPT — Stack empty <br> FUL — Stack full <br> ERR - Pointer error |  |  |  | ST : Starting register of stack <br> L : Size of stack <br> Pr : Pointer register <br> OW: Register accepting data popped out from stack <br> ST may combine with $\mathrm{V}, \mathrm{Z}, \mathrm{P} 0 \sim \mathrm{P9}$ to serve indirect address application |  |  |  |  |  |
|  | WX | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
|  | $\begin{gathered} \text { wxo } \\ \text { । } \\ w \times 240 \end{gathered}$ | $\begin{gathered} \hline \text { WYo } \\ \text { 1 } \\ \text { wY240 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Wмо } \\ \text { । } \\ \text { wM1896 } \\ \hline \end{array}$ | $\begin{gathered} \hline \text { wso } \\ \text { I } \\ \text { ws984 } \end{gathered}$ | $\begin{gathered} \text { T0 } \\ \text { I } \\ \mathrm{T} 255 \end{gathered}$ | $\begin{array}{\|c} \hline \mathrm{C} 0 \\ \text { । } \\ \text { C255 } \end{array}$ | $\begin{gathered} \text { R0 } \\ \text { । } \\ \text { R3839 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { R3840 } \\ 1 \\ \text { R3900 } \end{array}$ | $\begin{array}{\|c} \hline \text { R3904 } \\ \text { I } \\ \text { R3967 } \end{array}$ | $\begin{gathered} \text { R3968 } \\ 1 \\ \text { R4167 } \end{gathered}$ | $\begin{array}{\|c} \hline \text { R5000 } \\ \text { । } \\ \text { R8077 } \end{array}$ | $\begin{array}{\|c\|} \hline \text { D0 } \\ \text { I } \\ \text { D4095 } \end{array}$ | $\begin{array}{\|c\|} \hline 16 / 32 \text {-bit } \\ \text { +/- } \\ \text { number } \end{array}$ | $\begin{gathered} V \cdot z \\ P 0 \sim P 9 \end{gathered}$ |
| IW | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |
| ST |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc{ }^{*}$ | $\bigcirc{ }^{*}$ | $\bigcirc$ |  | $\bigcirc$ |
| L |  |  |  |  |  |  | $\bigcirc$ |  |  |  | $\bigcirc^{*}$ | $\bigcirc$ | 2~256 |  |
| Pr |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc^{*}$ | $\bigcirc{ }^{*}$ | $\bigcirc$ |  |  |
| OW |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc{ }^{*}$ | $\bigcirc{ }^{*}$ | $\bigcirc$ |  |  |

- Like queue, stack is also a kind of table. The nature of its pointer is exactly the same as with queue, i.e. $\operatorname{Pr}=1$ to L , which corresponds to $\mathrm{ST}_{1}$ to $\mathrm{ST}_{\mathrm{L}}$, and when $\mathrm{Pr}=0$ the stack is empty.
- Stack is the opposite of queue, being a last in first out (LIFO) device. This means that the data that was most recently pushed into the stack will be the first to be popped out of the stack. The stack is comprised of L consecutive 16 or 32-bit ( $\mathbf{D}$ instruction) registers starting from ST, as shown in the following diagram:

- When execution control "EN" = 1 or has a transition from 0 to 1 ( $\mathbf{P}$ instruction), the status of in/out control "I/O" determines whether the IW data will be pushed into the stack (when "I/O" = 1), or the data pointed by Pr within the stack (the data most recently pushed into the stack) will be moved out and transferred to OW (when "I/O" $=0$ ). Note that the data pushed in is stacking, so before pushed in, Pr will increased by 1 to point to the top of the stack then the data will be pushed in. When it is popped out, the data pointed by pointer $\operatorname{Pr}$ (the most recently pushed in data) will be transferred to OW. After then Pr will decreased by 1. Under any circumstances, the pointer Pr will always point to the data that was pushed into the stack most recently.

Table Instructions

| FUN111 DP |
| :---: | :---: | :---: |
| STACK |$\quad$ STACK $\quad$| FUN111 DP |
| :---: |
| STACK |

- When no data has yet been pushed into the stack or the pushed in data has already been popped out ( $\mathrm{Pr}=0$ ), the stack empty flag "EPT" will set to 1 . In this case any further pop up actions, will be ignored. If more data is pushed than popped out, sooner or latter the stack will be full (pointer Pr points to $\mathrm{ST}_{\mathrm{L}}$ position), and the stack full flag "FUL" will set to 1 . In this case any further push actions, will be ignored. As with queue, the stack pointer in normal case should not be changed by other instructions. If there is a special application which requires to set the Pr value, then its effective range is 0 to $L$ ( 0 means empty, 1 to $L$ respectively correspond to $\mathrm{ST}_{1}$ to $\mathrm{ST}_{\mathrm{L}}$ ). Beyond this range, the pointer error flag "ERR" will set to 1 , and the instruction will not be carried out.

- The program at left assumes that the initial content of the stack is just as in the diagram of a stack on the preceding page. The operation illustrated in this example is to push a data and than pop it from stack. The results are shown below. Under any circumstances, Pr always point to the data that was most recently pushed into the stack.


| FUN112 <br> BKCMP |  | BLOCK COMPARE (DRUM) |  |  |  |  |  |  |  |  |  |  |  |  | FUN112 <br> BKCMP |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Comparison | ontrol | $I-E N$ | $\begin{gathered} \underline{\text { Le }} \\ -\begin{array}{c} 11 \\ \mathrm{R} \\ \mathrm{~T} \\ \mathrm{~L} \\ \mathrm{D} \end{array} \end{gathered}$ | adder <br> 2DP. <br> s : <br> s : | symbo <br> BKCM | ERR | -Limit | error |  | Rs: <br> Ts: <br> L <br> D : | Data fo registe <br> Starting ower li Numbe Starting compa | com <br> regis <br> mit <br> of par <br> relay <br> rison | pare, <br> ter blo <br> airs of <br> storin | can be <br> ck sto <br> upper <br> g resu | a con <br> ing up <br> and lo <br> Its of | tant or a <br> per and <br> wer limits |
| Rang | Y | M | S | wx | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K |
| Operand | $\begin{array}{\|c\|} \hline \mathrm{YO} \\ 1 \\ \text { Y} 255 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { M0 } \\ \text { । } \\ \text { M999 } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { S0 } \\ \text { I } \\ \text { s999 } \end{array}$ | $\begin{array}{\|c} \hline w \times 0 \\ 1 \\ w \times 240 \end{array}$ | $\begin{array}{\|c\|} \hline \text { WYo } \\ \text { 1 } \\ \text { YY240 } \end{array}$ | $\begin{gathered} \hline \text { Wмо } \\ \text { । } \\ \text { WM1896 } \end{gathered}$ | $\begin{array}{\|c\|c} \hline \text { wso } \\ \text { I } \\ \text { ws984 } \end{array}$ | $\begin{gathered} \hline \text { TO } \\ \text { I } \\ \text { T255 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{C} 0 \\ \mathrm{I} \\ \mathrm{C} 255 \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \mathrm{R} 0 \\ 1 \\ \mathrm{R} 3839 \end{array}$ | $\begin{array}{\|c} \text { R3840 } \\ \text { । } \\ \text { R3903 } \end{array}$ | $\begin{array}{\|c} \hline \text { R3904 } \\ 1 \\ \text { R3967 } \end{array}$ | $\begin{array}{\|c} \hline \mathrm{R} 3968 \\ 1 \\ \mathrm{R} 467 \end{array}$ | $\begin{array}{\|c} \hline \text { R5000 } \\ \text { । } \\ \text { R8071 } \end{array}$ | $\begin{gathered} \hline \text { D0 } \\ \text { I } \\ \text { D4099 } \end{gathered}$ | $\begin{gathered} 16 / 32 \text {-bit } \\ +/- \\ \text { number } \end{gathered}$ |
| Rs |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Ts |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |
| L |  |  |  |  |  |  |  |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ * | $\bigcirc$ | 1-256 |
| D | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |  |  |  |  |  |

- When comparison control "EN" = 1 or has a transition from 0 to 1 ( $P$ instruction), comparisons will be perform one by one between the contents of Rs and the upper and lower limits form by $L$ pairs of 16 or 32 -bit ( $\mathbb{D}$ modifier) registers starting from the Ts register (starting from T0 each adjoining 2 register units form a pair of upper and lower limits). If the value of Rs falls within the range of the pair, then the bit within the comparison results relay D which corresponds to that pair will be set to 1 . Otherwise it will be set as 0 until comparison of all the $L$ pairs of upper and lower limits is completed.
- When M1975=0, if there is any pair where the upper limit value is less than the lower limit value, then the limit error flag "ERR" will be set to 1 , and the comparison output for that pair will be 0 .
- When M1975=1, there is no restriction on the relation of upper limit and lower limit, this can apply for $360^{\circ}$ rotary electronic drum switch application.

- Actually this instruction is a drum switch, which can be used in interrupt program and when incorporate with immediate I/O instruction (IMDIO) can achieve an accurate electronic drum.

- In this program, CO represents the rotation angle (Rs) of a drum shaft. The block compare instruction performs a comparison between Rs and the 4 pairs $(L=4)$ of upper and lower limits, R10,R11, R12,R13, R14,R15 and R16,R17. The comparison results can be obtained from the four drum output points Y 5 to Y 8 .
- The input point X 1 is a rotation angle detector mounted on the drum shaft. With each one degree rotation of the drum shaft angle, X1 produces a pulse. When the drum shaft rotates a full cycle, X1 produces 360 pulses.

Table Instructions

| FUN112 DP <br> BKCMP | BLOCK COMPARE (DRUM) | FUN112 DP <br> BKCMP |
| :---: | :---: | :---: |

- The program in the diagram above coordinates a rotary encoder or other rotating angle detection device (directly connect to a rotating mechanism), which can form a mechanical device equivalent to the mechanical structure of an actual drum (see mechanism shown within dotted line in diagram below). While the upper and lower limits are being adjusted, you can change at will the range of the activated angle of the drum. This cannot be done with the traditional drum mechanism.

Equivalent mechanical drum emulated by above program




- When sort control "EN" = 1 or has a transition from 0 to 1 ( $P$ instruction), will sort the registers with ascending order (if $A / D=1$ ) or descending order (if $A / D=0$ ) and put the sorted result to the registers starting by $D$ register.
- The valid data length of sort operation is between 2 and 127 , other length will set the "ERR" to 1 and the sort operation will not perform.
- XO - EN- $\left.-\begin{array}{cccc}113 P . S O R T- \\ S & : & R & 0 \\ D & : & R & 10 \\ L & : & 10\end{array}\right]$ ERR-
- The example at left sorts the table comprised of R0~R9 and stores the sorted data to the table locate at R10~R19.

|  | S | $\begin{gathered} X 0=\uparrow \\ \Rightarrow \end{gathered}$ |  | D |
| :---: | :---: | :---: | :---: | :---: |
| R0 | 1547 |  | R10 | 0013 |
| R1 | 2314 |  | R11 | 1547 |
| R2 | 7725 |  | R12 | 1925 |
| R3 | 0013 |  | R13 | 2314 |
| R4 | 5247 |  | R14 | 2796 |
| R5 | 1925 |  | R15 | 5247 |
| R6 | 6744 |  | R16 | 5319 |
| R7 | 5319 |  | R17 | 6744 |
| R8 | 9788 |  | R18 | 7725 |
| R9 | 2796 |  | R19 | 9788 |
| Bef |  |  | Afte |  |

Table Instructions


| Range <br> Operand | Y | M | S | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR <br> $\mathrm{V}, \mathrm{Z}$ <br> $\mathrm{PO} \sim \mathrm{P9} 9$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{\|c\|} \hline \text { Yo } \\ 1 \\ \text { Y} 255 \end{array}$ | $\begin{array}{\|c\|c\|} \hline \text { M0 } \\ \text { M1911 } \end{array}$ | $\begin{gathered} \text { so } \\ 1 \\ 1 \\ \text { s99 } \end{gathered}$ | $\begin{gathered} \text { WYo } \\ 1 \\ \text { WY240 } \end{gathered}$ |  | $\begin{gathered} \hline \text { wso } \\ 1 \\ \text { ws984 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { To } \\ \hline \\ \text { T255 } \\ \hline \end{array}$ | $\begin{gathered} \mathrm{C} 0 \\ 1 \\ \mathrm{C} 255 \end{gathered}$ | $\begin{gathered} \mathrm{RO} \\ \mathrm{I} \\ \mathrm{R} 3839 \end{gathered}$ | $\begin{gathered} \text { R3840 } \\ 1 \\ \text { R3903 } \end{gathered}$ | $\begin{gathered} \text { R3994 } \\ \text { ( } \\ \text { R3967 } \end{gathered}$ | $\begin{array}{\|c} \hline \mathrm{R} 3968 \\ \text { I } \\ \mathrm{R} 467 \end{array}$ | $\begin{gathered} \text { R5000 } \\ \text { I } \\ \text { R8071 } \end{gathered}$ | $\begin{gathered} \text { D0 } \\ \text { \| } \\ \text { D4095 } \end{gathered}$ |  |  |
| D | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |
| N |  |  |  |  |  |  |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ | $\bigcirc$ | 1-511 | $\bigcirc$ |

- When operation control "EN"=1 or changes from $0 \rightarrow 1$ ( $\mathbf{P}$ instruction), it will perform the write operation according to the input status of write selection, the specified area of registers or bits will all be reset to 0 ("1/0"=0) or set to $1(" 1 / 0 "=1)$.

X0

- $\mid \vdash-E N-D:$ RO -ERR-
$-\mathrm{I} / \mathrm{O}-\mathrm{N}: 10$
- Above example, registers R0~R9 will be reset to 0 while $\mathrm{X} 0=1$.
$\cdot{ }^{\mathrm{XO}} \mathrm{EN}-\left[\begin{array}{cc}\text { 114.Z-WR } \\ \mathrm{D}: & \mathrm{M} 5 \\ \mathrm{~N}: & 7\end{array}\right.$-ERR-
- Above example, bits M5~M11 will be reset to 0 while $\mathrm{X} 0=1$.


## Matrix Instructions

| Fun No. | Mnemonic | Functionality | Fun No. | Mnemonic | Functionality |
| :---: | :---: | :--- | :---: | :--- | :--- |
| 120 | MAND | Matrix AND | 126 | MBRD | Matrix Bit Read |
| 121 | MOR | Matrix OR | 127 | MBWR | Matrix Bit Write |
| 122 | MXOR | Matrix XOR | 128 | MBSHF | Matrix Bit Shift |
| 123 | MXNR | Matrix XNOR | 129 | MBROT | Matrix Bit Rotate |
| 124 | MINV | Matrix Inverse | 130 | MBCNT | Matrix Bit Count |
| 125 | MCMP | Matrix Compare |  |  |  |

- A matrix is comprised of 2 or more consecutive 16 -bit registers. The number of registers comprising the matrix is called the matrix length (L). One matrix altogether has $L \times 16$ bits (points), and the basic unit of the object for each operation is bit.
- The matrix instructions treats the $16 \times \mathrm{L}$ matrix bits as a set of series points( denoted by $\mathrm{M}_{0}$ to $\mathrm{M}_{16 \mathrm{~L}-1}$ ). Whether the matrix is formed by register or not, the operation object is the bit not numerical value.
- Matrix instructions are used mostly for discrete status processing such as moving, copying, comparing, searching, etc, of single point to multipoint (matrix), or multipoint-to-multipoint. These instructions are convenient, important for application.
- Among the matrix instructions, most instruction need to use a 16 -bit register as a pointer to points a specific point within the matrix. This register is known as the matrix pointer ( Pr ). Its effective range is 0 to $16 \mathrm{~L}-1$, which corresponds respectively to the bits $\mathrm{M}_{0}$ to $\mathrm{M}_{16 \mathrm{~L}-1}$ within the matrix.
- Among the matrix operations, there are shift left/right, rotate left/right operations. We define the movement toward higher bit is left direction, while the movement toward lower bit is right direction, as shown in the diagram below.


Matrix Instructions

| FUN120 MAND | MATRIX AND |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { FUN120 } P \\ \text { MAND } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
|  |  | $\begin{gathered} \text { WYo } \\ \text { WY240 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { WMO } \\ \text { wM1896 } \end{array}$ | $\begin{gathered} \text { wso } \\ \text { ws } 984 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { T0 } \\ \text { 1 } \\ \text { T255 } \end{array}$ | $\begin{gathered} \hline \mathrm{Co} \\ \text { । } \\ \text { C255 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{RO} \\ 1 \\ \mathrm{R} 3839 \end{array}$ | $\begin{array}{\|l\|} \hline \text { R3840 } \\ \text { R3903 } \end{array}$ | $\begin{aligned} & \text { R3904 } \\ & \text { R3967 } \end{aligned}$ | $\begin{aligned} & \text { R3968 } \\ & \text { R4167 } \end{aligned}$ | $\begin{array}{\|c} \text { R5000 } \\ \text { R8071 } \end{array}$ | $\begin{array}{\|c\|} \hline \text { D0 } \\ 1 \\ \text { D4095 } \end{array}$ | $\begin{gathered} 2 \\ 1 \\ 256 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \cdot \mathrm{z} \\ & \mathrm{PO}-\mathrm{P9} \end{aligned}$ |
| Ma <br> Mb <br> Md <br> L | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |
|  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |
|  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc^{*}$ | $\bigcirc^{*}$ | $\bigcirc$ |  | $\bigcirc$ |
|  |  |  |  |  |  |  | $\bigcirc$ |  |  |  | $\bigcirc{ }^{*}$ | $\bigcirc$ | $\bigcirc$ |  |
| - When operation control "EN" = 1 or has a transition from 0 to 1 ( $P$ instruction), this instruction will perform a logic AND (only if 2 bits are 1 will the result be 1 , otherwise it will be 0 )operation between two source matrixes with a length of $\mathrm{L}, \mathrm{Ma}$ and Mb . The result will then be stored in the destination matrix Md, which is also the same length (the AND operation is done by bits with the same bit numbers). For example, if $\mathrm{Ma}_{0}=0, \mathrm{Mb}_{0}=1$, then $\mathrm{Md}_{0}=0$; if $\mathrm{Ma}_{1}=$ $1, \mathrm{Mb}_{1}=1$, then $\mathrm{Md}_{1}=1$; etc, right up until AND reaches $\mathrm{Ma}_{16 \mathrm{~L}-1}$ and $\mathrm{Mb}_{16 \mathrm{~L}-1}$. |  |  |  |  |  |  |  |  |  |  |  |  |  | Md |

- In the program at left, when X0 goes from $0 \rightarrow 1$, then

X0 EN- | 120P.MAND |  |
| :--- | :--- |
| $M a:$ | $R$ |
| $M b:$ | $R$ |
| $M d$ | 10 |
| $M$ | $R$ |
| $L$ | 20 | matrix Ma , comprised by R0 to R4, and matrix Mb, comprised by R10 to R14, will do an AND operation. The results will be stored back in matrix Md, comprised by R20 to R24. The result is shown at right in the diagram below.



Before execution



Matrix Instructions



Matrix Instructions

| $\begin{gathered} \text { FUN124 } \mathrm{P} \\ \text { MINV } \end{gathered}$ | MATRIX INVERSE |  |  |  |  |  |  |  |  |  |  |  |  | FUN124 P <br> MINV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | WX | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
|  | $\begin{gathered} \text { WX0 } \\ \vdots \\ \mathrm{w} \times 240 \end{gathered}$ | $\begin{gathered} \text { WYo } \\ \text { WY240 } \end{gathered}$ |  | $\begin{gathered} \text { WS0 } \\ \text { } \begin{array}{l} \text { WS984 } \end{array} \end{gathered}$ | $\begin{gathered} \text { T0 } \\ \text { \| } \\ \text { T255 } \end{gathered}$ | $\begin{gathered} \mathrm{CO} \\ \mid \\ \mathrm{C} 255 \end{gathered}$ |  | $\left\|\begin{array}{c} \text { R3840 } \\ 1 \\ \text { R3903 } \end{array}\right\|$ | $\left\|\begin{array}{c} \text { R3904 } \\ 1 \\ \text { R3967 } \end{array}\right\|$ | $\begin{gathered} \text { R3968 } \\ \text { ( } \\ \text { R4167 } \end{gathered}$ | $\begin{array}{\|c} \text { R5000 } \\ \text { 1 } \\ \text { R8071 } \end{array}$ | $\begin{gathered} \text { D0 } \\ \text { D4095 } \end{gathered}$ | $\begin{gathered} 2 \\ \mid \\ 256 \end{gathered}$ | $\begin{gathered} v \cdot z \\ \mathrm{P} 0 \sim \mathrm{Pg} \end{gathered}$ |
| Ms | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |
| Md |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | - | $\bigcirc$ * | $\bigcirc$ |  | $\bigcirc$ |
| L |  |  |  |  |  |  | $\bigcirc$ |  |  |  | ○* | $\bigcirc$ | $\bigcirc$ |  |
| - When operation control "EN" = 1 or has a transition from 0 to 1 ( $P$ instruction), source register Ms, which has a length of $L$, will be completely inverted (all the bits with a value of 1 will change to 0 , and all those with a value of 0 will change to 1 ). The results will then be stored into destination matrix Md. |  |  |  |  |  |  |  |  |  |  | Ms |  | rse | Md |

X0 $\quad$ EN- | 124P.MINV |  |  |
| :---: | :---: | :---: |
| Ms : | $R$ | 0 |
| $M d:$ | $R$ | 0 |
| $L$ | $:$ | 5 |

- In the program at left, when X0 goes from $0 \rightarrow 1$, the matrix comprised by R0 to R4 will be inverted, and then store back into itself (because in this example Ms and Md are the same matrix). The results obtained are shown at right in the diagram below.


| FUN125 P MCMP | MATRIX COMPARE |  |  |  |  |  |  |  |  |  |  |  |  | FUN125 P <br> MCMP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | Md: Starting register of matrix a <br> Mb : Starting register of matrix $b$ <br> L : Length of matrix ( $\mathrm{Ma}, \mathrm{Mb}$ ) <br> Pr : Pointer register <br> $\mathrm{Ma}, \mathrm{Mb}$ may combine with V, Z, P0~P9 to serve indirect address application |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | WX | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
| Ope- <br> rand | $\begin{gathered} \mathrm{w} \times 0 \\ \vdots \\ \mathrm{w} \times 240 \end{gathered}$ | $\begin{gathered} \text { WYO } \\ \text { WY } \\ \text { WY } \end{gathered}$ |  | $\begin{gathered} \text { WSO } \\ \text { \| } \\ \text { WS984 } \end{gathered}$ | $\begin{gathered} \text { T0 } \\ \text { । } \\ \text { T255 } \end{gathered}$ | $\begin{gathered} \mathrm{C} 0 \\ \stackrel{1}{\mid} \\ \mathrm{C} 255 \end{gathered}$ |  | $\begin{gathered} \text { R3840 } \\ \text { R3903 } \end{gathered}$ | $\begin{gathered} \text { R3904 } \\ \text { \| } \\ \text { R3967 } \end{gathered}$ | $\begin{gathered} \mathrm{R} 3968 \\ \text { । } \\ \text { R4167 } \end{gathered}$ | $\begin{gathered} \text { R5000 } \\ \text { i } \\ \text { R8071 } \end{gathered}$ | $\begin{gathered} \text { D0 } \\ \text { D4095 } \end{gathered}$ | $\begin{gathered} 2 \\ 1 \\ 256 \end{gathered}$ | $\begin{gathered} V \cdot z \\ P 0 \sim P 9 \end{gathered}$ |
| Ma | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |
| Mb | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |
| L |  |  |  |  |  |  | $\bigcirc$ |  |  |  | $\bigcirc^{*}$ | $\bigcirc$ | $\bigcirc$ |  |
| Pr |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | ○* | ** | $\bigcirc$ |  |  |

- When comparison control "EN" = 1 or has a transition from 0 to 1 ( instruction), then beginning from the top pair of bits $\left(\mathrm{Ma}_{0}\right.$ and $\left.\mathrm{Mb}_{0}\right)$ within the 2 matrixes Ma and Mb (when "FHD" = 1 or Pr value is equal to 16L-1), or beginning from the next pair of bits (Mapr +1 and Mbpr +1) pointed by pointer $\operatorname{Pr}$ (when "FHD" $=0$ and $\operatorname{Pr}$ value is less than L-1), this instruction will compare and search for pairs of bits with different value (when $\mathrm{D} / \mathrm{S}=1$ ) or the same value (when $\mathrm{D} / \mathrm{S}=0$ ). Once match found, pointer Pr will point to the bit number in the matrix met the search condition. The found objective flag "FND" will be set to 1 . When it has searched to the final pair of bits in the matrix ( $\mathrm{Ma}_{16 \mathrm{~L}-1}, \mathrm{Mb}_{16 \mathrm{~L}-1}$ ), this execution of the instruction will finish, no matter it has found or not. If this happen then The compare-to-end flag "END" will be set as 1, and the Pr value will set to $16 \mathrm{~L}-1$ and the next time that this instruction is executed, Pr will automatically return to the starting point of the matrix ( $\mathrm{Pr}=0$ ) to begin the comparison search.


The range for the pointer value is 0 to $16 \mathrm{~L}-1$. The Pr value should not be changed by other instructions, as this will affect the result of search. If the Pr value exceeds its range, then the pointer error flag "ERR" will be set to 1 , and this instruction will not be carried out.


Matrix Instructions


- The effective range of the pointer is 0 to $16 \mathrm{~L}-1$. Beyond this range the pointer error flag "ERR" will be set to 1 , and this instruction will not be carried out.

- In the program at left, $\operatorname{INC}=1$, so every time there is one readout the pointer will be increased by 1 . With this way each bit in Ms may be read out successively, as shown at left in the diagram below. When XO goes 3 times from $0 \rightarrow 1$, the results are shown at right in the diagram below.


Before execution


Execution result

| FUN127 P MBWR | MATRIX BIT WRITE |  |  |  |  |  |  |  |  |  |  |  |  | FUN127 P MBWR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Md : Starting register of matrix <br> END — Write to end <br> - ERR — Pointer error <br> L : Matrix length <br> Pr : Pointer register <br> Md may combine with V, Z, P0 indirect address application |  |  |  |  |  |  |  |  | P9 to serve |
| When <br> instru <br> the bit <br> write-in <br> check <br> write-in <br> Pr va <br> reach <br> 1. If <br> pointe <br> execu | write cont ion), the Mdpr poin takes pla d. If "CLR action. e will be 16L-1 Pr valu will incre indepen | ol "EN tatus ted by ace, th " is 1 ter the check ast bit) is les sed by dently, | " $=1$ or <br> of the wr pointer <br> e status then $P$ <br> write-in <br> ked aga <br> , then th <br> s than <br> 1. Bes <br> and is $n$ | has a <br> ite-in bit <br> Pr with <br> of po <br> will be <br> action <br> in. If th <br> e write <br> 16L-1 <br> ides this, <br> ot affec | transit <br> "INB <br> in ma <br> inter <br> clea <br> has <br> e Pr <br> -to-end <br> and <br> s, poin <br> ted by | on fro ' will b trix M lear ed to een c value d flag NC" ter cle other | 0 to e writt <br> . Bef <br> CLR" <br> 0 bef <br> mplet <br> has <br> will be <br> 1 , th <br> ar "CL <br> input. | 1 ( ten int ore th will b ore th ed, th alread set to hen th R" ca |  |  | Ms | M |  | Pr <br> OTB <br> - $\square$ |

- The effective range of $\operatorname{Pr}$ is 0 to $16 \mathrm{~L}-1$. Beyond this range, the pointer error flag "ERR" will be set to 1 , and this instruction will not be carried out.

- In the program at left, pointer will be increased each time execution (because "INC" is 1 ). As shown in the diagram below, when XO has a transition from $0 \rightarrow 1$, the status of INB (X1) will be written into the Mdpr $\left(\mathrm{Md}_{78}\right)$ position, and pointer Pr will increased by 1 (changing to 79). In this case, although Pr is pointing to the end, it has not yet been written into $\mathrm{Md}_{79}$, so "END" flag is still 0 . Only the next attempt to write to $M_{79}$ will set "END" to 1.


Matrix Instructions




Matrix Instructions

| $\begin{gathered} \text { FUN130 P } \\ \text { MBCNT } \end{gathered}$ | MATRIX BIT STATUS COUNT |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { FUN130 P } \\ \text { MBCNT } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Count cont <br> 1 or 0 optio | - EN <br> - 1/0 | Ladd <br> 130P <br> Ms <br> L <br> D | er sym <br> .MBCN | ol <br> T <br> - | $D=0 \text { — }$ | Resul | tis 0 | D |  |  | egiste <br> gth <br> storing <br> ine wit <br> ss app | of ma <br> count <br> V V, Z, <br> licatio | rix resul P0~ | to serve |
| Ra | WX | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR |
| Operand | $\begin{gathered} w \times 0 \\ 1 \\ N \times 240 \end{gathered}$ | $\begin{gathered} \hline \text { WYo } \\ \text { WY240 } \end{gathered}$ | WM0 WM1896 | $\begin{gathered} \hline \text { wso } \\ \text { ws } 984 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { T0 } \\ \text { T255 } \end{array}$ | $\begin{gathered} \mathrm{co} \\ \mathrm{I} \\ \text { C255 } \end{gathered}$ | $\begin{gathered} \mathrm{RO} \\ \mathrm{l} \\ \mathrm{R} 3839 \end{gathered}$ | $\begin{aligned} & \text { R3840 } \\ & \text { R3903 } \end{aligned}$ | $\begin{gathered} \text { R3904 } \\ \text { 1 } \end{gathered}$ | $\begin{gathered} \text { R3968 } \\ \text { 1 } \\ \text { R4167 } \end{gathered}$ | $\begin{gathered} \text { R5000 } \\ \text { R8071 } \end{gathered}$ | $\begin{array}{c\|} \hline \mathrm{D} 0 \\ 1 \\ \mathrm{D} 4095 \end{array}$ | 2 1 256 | $\begin{gathered} \mathrm{V} \cdot \mathrm{z} \\ \mathrm{P} 0 \sim \mathrm{Pq} \end{gathered}$ |
| Ms | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |
| L |  |  |  |  |  |  | $\bigcirc$ |  |  |  | $\bigcirc{ }^{*}$ | $\bigcirc$ | $\bigcirc$ |  |
| D |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | ○* | $\bigcirc *$ | $\bigcirc$ |  |  |

- When count control "EN" = 1 or has a transition from 0 to 1 ( $\mathbf{P}$ instruction), then among the 16 L bits of the Ms matrix, this instruction will count the total amount of bits with a status of 1 (when input " $1 / 0$ " $=1$ ) or the total amount of bits with a status of 0 (when input " $1 / 0$ " $=0$ ). The results of the counting will be stored into the register specified by $D$. If the value of these amounts is 0 , then the Result-is- 0 flag " $D=0$ " will be set to 1.



Count of ' 0 ' bit


Count of ' 1 ' bit


## Description

- The setting of resolution(RS) must be same between output0(Y0) and output1(Y2) also the setting of output frequency $(\mathrm{Pn})$. It means both output0 and output1 have the same output frequency and the same output resolution, only the pulse width can be different. Same principle for output2(Y4) and output3(Y6).
- When operation control "EN" = 1, the specified digital output will perform the PWM output, the expression for output frequency as shown bellow:

1. $f_{p w m}=\frac{184320}{\left(P_{n}+1\right)} \quad$ while $\operatorname{Rs}($ Resolution $)=1 / 100$
2. $f_{p w m}=\frac{18432}{\left(P_{n}+1\right)}$ while $\operatorname{Rs}($ Resolution $)=1 / 1000$

Example 1: If Pn (Setting of output frequency $)=50$, Rs $=0(1 / 100)$, then

$$
\begin{aligned}
& \mathrm{f}_{\mathrm{pwm}}=\frac{184320}{(50+1)}=3614.117 \cdots 3.6 \mathrm{KHz} \\
& \mathrm{~T}(\text { Period })=\frac{1}{\mathrm{f}_{\mathrm{pwm}}} \fallingdotseq 277 \mathrm{uS}
\end{aligned}
$$

For Rs $=1 / 100$, if OR ( Setting of output pulse width $)=1$, then $\mathrm{TO} \fallingdotseq 2.7 \mathrm{uS}$; if OR( Setting of output pulse width ) $=50$, then $\mathrm{To} \fallingdotseq 140 \mathrm{uS}$.
.Output waveform :
(1). $\mathrm{Pn}($ Output frequency $)=50, R s=0(1 / 100), O R($ Output pulse width $)=1$ :

I/O Instructions II


Example 2: If Pn (Setting of output frequency $)=200$, $R s=1(1 / 1000)$, then

$$
\begin{aligned}
& \mathrm{f}_{\mathrm{pwm}}=\frac{18432}{(200+1)} \fallingdotseq 91.7 \mathrm{~Hz} \\
& \mathrm{~T}(\text { Period })=\frac{1}{\mathrm{f}_{\mathrm{pwm}}} \fallingdotseq 10.9 \mathrm{mS}
\end{aligned}
$$

For Rs $=1 / 1000$, if OR( Setting of output pulse width ) $=10$, then $T 0 \fallingdotseq 109 \mathrm{uS}$; if OR(Setting of output pulse width $)=800$, then $\mathrm{To} \fallingdotseq 8.72 \mathrm{mS}$
.Output waveform :
(1).Pn ( Output frequency $)=200, R s=1(1 / 1000), O R($ Output pulse width $)=10$ :

To $\fallingdotseq 109$ usec

(2). $\mathrm{Pn}($ Output frequency $)=200, R s=1(1 / 1000), \mathrm{OR}($ Output pulse width $)=800$ :


| FUN140 HSPSO | HIGH SPEED PULSE OUTPUT INSTRUCTION (Brief description on function) |  |  |  |  | FUN140 HSPSO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  | Range <br> Ope- <br> rand <br> Ps <br> SR <br> WR | HR <br> R0 <br> R <br> R3839 | DR <br> D0 <br> I <br> D4095 | ROR <br> R5000 <br> I <br> R8071 | K <br> 2 <br> 1 <br> 256 <br> $0 \sim 3$ |  |

## Command descriptions

- The NC positioning program of HSPSO (FUN140) instruction is a program written and edited with text. The executing unit of program is divided by step (which includes output frequency, traveling distance, and transferring conditions). For one FUN140 instruction, can program 250 steps of positioning points at the most. Each step of positioning program requires 9 registers. For detailed application, please refer to Chapter 11 "The NC positioning control of FBs-PLC".
- The benefits of storing the positioning program in the register is that, while in application which use the MMI (man machine interface) as the operation console can save the positioning programs to MMI. Whenever the change of the positioning programs is requested, the download of positioning program can be simply done by a series of write register commands.
- The NC positioning of this instruction doesn't provide the linear interpolation function.
- When execution control "EN"=1, if Ps0~3 is not controlled by other FUN140 instruction (the status of Ps0=M1992, Ps1=M1993, Ps2=M1994, and Ps3=M1995 is ON respectively), it will start to execute from the next step of positioning point (when goes to the last step, it will be restarted from the first step); if Ps0~3 is controlled by other FUN140 instruction (the status of Ps0=M1992, Ps1=M1993, Ps2=M1994, and Ps3=M1995 are OFF), this instruction will wait and acquires the control right of output point immediately right after other FUN140 release the output.
- When execution control input "EN" $=0$, it stops the pulse output immediately.
- When output pause "PAU" =1 and execution control was 1 , it will pause the pulse output. When output pause "PAU" $=0$ and execution control is still 1 , it will continue the unfinished pulse output.
- When output abort "ABT" $=1$, it will halt and stop pulse output immediately. (When the execution control input "EN" becomes 1 next time, it will restart from the first step of positioning point to execute.)
- While send the output pulse, the output indication "ACT" is ON.
- When there is an execution error, the output indication "ERR" will be ON. (The error code is stored in the error code register.)
- When the execution of each step of positioning program is completed, the output indication "DN" will be ON.
*** The working mode of Pulse Output must be configured (without setting, Y0~Y7 will be treated as normal output) to any one of following modes, before the HSPSO instruction can be worked.

U/D Mode: Y0 (Y2, Y4, Y6), as up pulse.
Y1 (Y3, Y5, Y7), as down pulse.
K/R Mode: Y0 (Y2, Y4, Y6), as the pulse out..
Y1 (Y3, Y5, Y7), as the direction.
A/B Mode: Y0 (Y2, Y4, Y6), as A phase pulse.
Y1 (Y3, Y5, Y7), as B phase pulse.

- The output polarity for Pulse Output can select to be Normally ON or Normally OFF.
- The working mode of Pulse Output can be configured by WINPROLADDER in "Output Setup" setting page.

NC Positioning Instructions I


## Operation descriptions

- It is not necessary to use this instruction. if the system default for parameter values is matching what user demanded, then this instruction is not needed. However, if it needs to change the parameter value dynamically, this instruction is required.
- This instruction incorporates with FUN140 or FUN147 for positioning control purpose.
- Whether the execution control input "EN" = 0 or 1, this instruction will be performed.
- When there are any errors in parameter value, the output indication "ERR" will be ON. (The error code is stored in the error code register.)
- For detailed functional description and usage, please refer to Chapter 11 "The NC positioning control of FBs-PLC" for explanation.

NC Positioning Instructions I

| FUN142 P PSOFF | STOP THE HSPSO PULSE OUTPUT (Brief description on function) |  |  | FUN142 PSOFF |
| :---: | :---: | :---: | :---: | :---: |
| Ladder symbol |  |  |  |  |
| $\text { Execution control-EN }-\left[\begin{array}{l\|l} 142 \mathrm{P} . \\ \text { PSOFF } & \text { Ps } \\ \hline \end{array}\right.$ |  |  | Ps: 0~3 <br> Enforce the Pulse Output PSOn ( $\mathrm{n}=\mathrm{Ps}$ ) to stop. |  |

## Command descriptions

- When execution control "EN" =1 or changes from $0 \rightarrow 1$ ( $P$ instruction), this instruction will enforce the assigned number set of HSPSO (High Speed Pulse Output) to stop pulse output.
- While in the application for mechanical original point reset, as soon as reach the original point can use this instruction to stop the pulse output immediately, so as to make the original point stop at the same position every time when performing mechanical original point resetting.
- For detailed functional description and usage, please refer to Chapter 11 "The NC positioning control of FBs-PLC" for explanation.

NC Positioning Instructions I


## Command descriptions

- When execution control "En" $=1$ or changes from $0 \rightarrow 1$ ( $P$ instruction), this instruction will convert the assigned current pulse position (PS) to be the mm (or Deg, Inch, or PS) that has same unit as the set value, so as to make current position displaying.
- Only when the FUN140 instruction is executed, then it can get the correct conversion value by executing this instruction.
- For detailed functional description and usage, please refer to Chapter 11 "The NC positioning control of FBs-PLC" for explanation.

- In practical application, some interrupt signals should not be allowed to work at sometimes, however, it should be allowed to work at some other times. Employing FUN146 (DIS) and FUN145 (EN) instructions could attain the above mentioned demand.


## Program example



- When M0 changes from $0 \rightarrow 1$, it allows X0 to send interrupt when XO changes from $0 \rightarrow 1$. CPU can rapidly process the interrupt service program of $\mathrm{XO}+\mathrm{I}$.

| FUN146 P <br> DIS | DISABLE CONTROL OF THE INTERRUPT AND PERIPHERAL |  |  |  | FUN146 P <br> DIS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Ladder symbol |  |  |  |  |  |
| able control-EN - $\left.\begin{array}{c\|c}\text { 146P. } \\ \text { DIS }\end{array}\right]$ LBL |  |  | LBL : Interrupt label intended to disable or peripheral name to be disabled. |  |  |

- When prohibit control "EN" =1 or changes from $0 \rightarrow 1$ ( $P$ instruction), it disable the interrupt or peripheral operation designated by LBL.
- The interrupt label name is as follows:

$\left.$| LBL name | Description | LBL name | Description | LBL name | Description |
| :---: | :--- | :--- | :--- | :--- | :--- |
| HSTAI | HSTA High speed <br> counter interrupt | X4+I | X4 positive edge <br> interrupt | X10+I | X10 positive edge <br> interrupt |
| HSC0I | HSC0 High speed <br> counter interrupt | X4-I | X5 negative edge <br> interrupt | X10-I | X10 negative edge <br> interrupt |
| HSC1I | HSC1 High speed <br> counter interrupt | X5+I | X5 positive edge <br> interrupt | X11+I | X11 positive edge <br> interrupt |
| HSC2I | HSC2 High speed <br> counter interrupt | X5-I | X5 negative edge <br> interrupt | X11-I | X11 negative edge <br> interrupt |
| HSC3I | HSC3 High speed <br> counter interrupt | X6+I | X6 positive edge <br> interrupt | X12+I | X12 positive edge <br> interrupt |
| X0+I | X0 positive edge <br> interrupt | X6-I | X6 negative edge <br> interrupt | X12-I | X12 negative edge <br> interrupt |
| X1+I | X0 negative edge <br> interrupt | X1 positive edge <br> interrupt | X7-I | X7 positive edge <br> interrupt | X7 negative edge <br> interrupt |
| X1-I | X1 negative edge <br> interrupt | X8+I | X8 positive edge <br> interrupt | X13 positive edge |  |
| interrupt |  |  |  |  |  |\(\left|\begin{array}{l}X13 negative edge <br>


interrupt\end{array}\right|\)| X14 positive edge |
| :--- |
| interrupt | \right\rvert\,

- In practical application, some interrupt signals should not be allowed to work at certain situation. To achieve this, this instruction may be used to disable the interrupt signal.


## Program example

| M0 | 146P. |  |
| :---: | :---: | :---: |
| - EN | DIS | X2+ |

- When M0 changes from $0 \rightarrow 1$, it prohibits $X 2$ from sending interrupt when $X 2$ changes from $0 \rightarrow 1$.

| FUN 147 <br> MHSPO | Multi-Axis High Speed Pulse Output |  |  |  |  |  | FUN 147 <br> MHSPO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Gp : Group number ( $0 \sim 1$ ) <br> SR : Starting register for positioning program (example explanation) <br> WR : Starting register for instruction operation (example explanation). It controls 9 registers, which the other program cannot repeat in using. |  |  |  |  |  |  |  |
|  |  | Range <br> Ope- <br> rand | $\begin{array}{\|c\|} \hline \text { HR } \\ \hline \text { R0 } \\ \text { 1 } \\ \text { R3839 } \\ \hline \\ \hline 0 \\ \hline 0 \\ \hline \end{array}$ | DR <br> D0 <br> $\vdots$ <br> D3999 <br>  <br>  | $\begin{array}{\|c\|} \hline \text { ROR } \\ \hline \text { R5000 } \\ \text { I } \\ \text { R8071 } \\ \hline \\ \hline O^{*} \\ \hline \end{array}$ | $K$ <br>  <br> $0 \sim 1$ |  |

## Instruction Explanation

1. The FUN147 (MHSPO) instruction is used to support the linear interpolation for multi-axis motion control, it consists of the motion program written and edited with text programming. We named every position point as a step (which includes output frequency, traveling distance, and transfer conditions). Every step of positioning point owns 15 registers for coding.
2. The FUN147 (MHSPO) instruction can support up to 4 axes for simultaneous linear interpolation; or 2 sets of 2-axis linear interpolation (i.e. $\mathrm{Gp} 0=$ Axes Ps0 \& Ps1; Gp1 = Axes Ps2 \& Ps3)
3. The best benefit to store the positioning program into the registers is that in the case of association with MMI (Man Machine Interface) to operate settings, it may save and reload the positioning program via MMI when replacing the molds.
4. When execution control "EN"=1, if the other FUN147/FUN140 instructions to control Ps0~3 are not active (corresponding status of Ps0=M1992, Ps1=M1993, Ps2=M1994, and Ps3=M1995 will be ON), it will start to execute from the next step of positioning point (when goes to the last step, it will be restarted from the first step to perform); if Ps0~3 is controlled by other FUN147/FUN140 instruction (corresponding status of Ps0=M1992, Ps1=M1993, Ps2=M1994, and Ps3=M1995 would be OFF), this instruction will acquire the pulse output right of positioning control once the controlling FUN147/FUN140 has released the control right.
5. When execution control input "EN" $=0$, it stops the pulse output immediately.
6. When output pause "PAU" =1 and execution control "EN" was 1 beforehand, it will pause the pulse output. When output pause "PAU" $=0$ and execution control is still 1 , it will continue the unfinished pulse output.
7. When output abort "ABT"=1, it stops pulse output immediately. (When the execution control input "EN" becomes 1 next time, it will restart from the first step of positioning point to execute.)
8. While the pulse is in output transmitting, the output indication "ACT" is ON.
9. When there is execution error, the output indication "ERR" will be ON.
(The error code is stored in the error code register.)
10. When each step of positioning point is complete, the output indication "DN" will be ON.
11. Please refer to Chapter 11 "The NC Positioning Control of FBs-PLC" for further details.

NC Positioning Instructions II

| FUN148 <br> MPG | MANUAL PULSE GENE |
| :---: | :---: |
| Execution | EN $-\left[\begin{array}{c}148 . ~ M P G- \\ \text { Sc : } \\ \text { Ps : } \\ \text { Fo: } \\ \text { Mr: } \\ \text { WR : }\end{array}\right.$ |

Sc : Source of high speed counter; 0~7
Ps : Axis of pulse output; 0~3
Fo : Setting of output speed (2 registers)
$\mathrm{Mr}:$ Setting of multiplier (2 registers)
Mr+0: Multiplicand (Fa)
$\mathrm{Mr}+1$ : Dividend (Fb)
WR: Starting address of working registers, it needs
$\quad 4$ registers

* This instruction can be supported in PLC OS
firmware V4.60 or late

|  | HR | ROR | DR | K |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { R0 } \\ \text { \| } \\ \text { R3839 } \end{gathered}$ | $\begin{gathered} \mathrm{R} 5000 \\ \text { \| } \\ \mathrm{R} 8071 \end{gathered}$ | $\begin{gathered} \text { D0 } \\ \text { \| } \\ \text { D3999 } \end{gathered}$ | 16 bit |
| Sc | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0-7 |
| Ps | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0-3 |
| Fo | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |
| Mr | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |
| WR | $\bigcirc$ | $\bigcirc *$ | $\bigcirc$ |  |

- Let this instruction be executed in 50 mS fixed time interrupt service routine ( 50 MSI ) , or by using the 0.1 mS high speed timer to generate 50 mS fixed time interrupt service to have accurate repeat time to sample the pulse input from manual pulse generator. If it comes the input pulses, it will calculate the number of pulses needing to output according to the setting of multiplier ( $\mathrm{Mr}+0$ and $\mathrm{Mr}+1$ ), and then outputs the pulse stream in the speed of setting (Fo) during this time interval.
The setting of output speed (Fo) must be fast enough, and the acceleration / deceleration rate ( Parameter 4 and parameter 8 of FUN141 instruction) must be sharp to guarantee it can complete the sending of pulse stream during the time interval if it is under high multiplier (100 or 200 times) situation.
- When execution "EN" =1, this instruction will sample the pulse input from manual pulse generator by reading the current value of assigned high speed counter every time interval; it doesn't have any output if it doesn't have any input pulse; but If it senses the input pulses, it will calculate the number of pulses needing to output according to the setting of multiplier ( $\mathrm{Mr}+0$ and $\mathrm{Mr}+1$ ), and then outputs the pulse stream in the speed of setting (Fo) during this time interval.
Number of output pulses $=($ Number of input pulses $\times \mathrm{Fa}) / \mathrm{Fb}$
- This instruction also under the control of hardware resource management; it wouldn't be executed if the hardware is occupied.
- The output indicator $A C T=1$ if it outputs the pulses; otherwise $A C T=0$.
- Please refer to Chapter 11 "The NC Positioning Control of FBs-PLC" for further details.




## Description

1. FUN150 (M-BUS) instruction makes PLC act as Modbus master through Port 1~4, thus it is very easy to communicate with the intelligent peripheral with Modbus RTU/ASCII protocol.
2. The master PLC may connect with 247 slave stations through the RS-485 interface.
3. Only the master PLC needs to use Modbus RTU/ASCII instruction.
4. It employs the program coding method or table filling method to plan for the data flow controls; i.e. from which one of the slave station to get which type of data and save them to the master PLC, or from the master PLC to write which type of data to the assigned slave station. It needs only seven registries to make definition; every seven registers define one packet of data transaction.
5. When execution control "EN" changes from $0 \rightarrow 1$ and both inputs Pause "PAU" and Abort "ABT" are 0 , and if Port 1/2/3/4 hasn't been controlled by other communication instructions [i.e. M1960 (Port1) / M1962 (Port2) / M1936 (Port3) / M1938 (Port4) = 1], this instruction will control the Port 1/2/3/4 immediately and set the M1960/M1962/M1936/M1938 to be 0 (which means it is being occupied), then going on a packet of data transaction immediately. If Port $1 / 2 / 3 / 4$ has been controlled (M1960/M1962/M1936/M1938 $=0$ ), then this instruction will enter into the standby status until the controlling communication instruction completes its transaction or pause/abort its operation to release the control right (M1960/M1962/M1936/M1938 =1), and then this instruction will become enactive, set M1960/M1962/M1936/M1938 to be 0, and going on the data transaction immediately.
6. While in transaction processing, if operation control "ABT" becomes 1, this instruction will abort this transaction immediately and release the control right (M1960/M1962/M1936/M1938 = 1). Next time, when this instruction takes over the transmission right again, it will restart from the first packet of data transaction.
7. While " $A / R^{\prime \prime}=0$, Modbus RTU protocol ; " $A / R^{\prime \prime}=1$, Modbus ASCII protocol
8. While it is in the data transaction, the output indication "ACT" will be ON.
9. If there is error occurred when it finishes a packet of data transaction, the output indication "DN" \& "ERR" will be ON.
10. If there is no error occurred when it finishes a packet of data transaction, the output indication "DN" will be ON.

Communication Instructions

|  | COMMUNICATION LINK INSTRUCTION <br> (WHICH MAKES PLC ACT AS THE MASTER STATION IN CPU LINK NETWORK THROUGH PORT 1~4) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| Description |  |  |  |  |  |  |
| This instruction provides MDO~MD3. The following are the function description of respective modes. <br> FUN151 (CLINK) : MD 0, it makes PLC act as the master of FATEK CPU Link Network through Port 1~ 4. <br> The master PLC may connect with 254 slave stations through the RS485 interface. <br> Only the master PLC needs to use FUN151 instruction, the slave doesn't need. <br> It employs the program coding method or table filling method to plan for the data flow controls; i.e. from which one of the slave station to get which type of data and save them to the master PLC, or from the master PLC to write which type of data to the assigned slave station. It needs only seven registries to make definition; every seven registers define one packet of data transaction. <br> When execution control "EN" changes from $0 \rightarrow 1$ and both inputs "PAU" and "ABT" are 0 , and if Port $1 / 2 / 3 / 4$ hasn't been controlled by other communication instructions [i.e. M1960 (Port1) / M1962 (Port2) / M1936 (Port3) / M1938 (Port4) $=1$ ], this instruction will control the Port $1 / 2 / 3 / 4$ immediately and set the M1960/M1962/M1936/M1938 to be 0 (which means it is being occupied), then going on a packet of data transaction immediately. If Port $1 / 2 / 3 / 4$ has been controlled (M1960/M1962/M1936/M1938 = 0), then this instruction will enter into the standby status until the controlling communication instruction completes its transaction or pause/abort its operation to release the control right (M1960/M1962/M1936/M1938 =1), and then this instruction will become enactive, set M1960/M1962/M1936/M1938 to be 0, and going on the data transaction immediately. |  |  |  |  |  |  |
| - While in transaction processing, if operation control "PAU" becomes 1 , this instruction will release the control right (M1960/M1962/M1936/M1938 = 1) after this transaction. Next time, when this instruction takes over the transmission right again, it will restart from the next packet of data transaction. <br> - While in transaction processing, if operation control "ABT" becomes 1 , this instruction will abort this transaction immediately and release the control right (M1960/M1962/M1936/M1938 = 1). Next time, when this instruction takes over the transmission right again, it will restart from the first packet of data transaction. <br> While it is in the data transaction, the output indication "ACT" will be ON. |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| - If there is error occurred when it finishes a packet of data transaction, the output indication "DN" \& "ERR" will be ON. |  |  |  |  |  |  |
| If there is no error occurred when it finishes a packet of data transaction, the output indication "DN" will be ON. <br> Please refer to Chapter 13 "The Applications for FBs-PLC Communication Link" |  |  |  |  |  |  |


| FUN160 D P RWFR | READ/WRITE FILE REGISTER |  |  |  |  |  |  |  |  |  |  |  |  |  | FUN160 $\square$ $\square$ RWFR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Range | WX | WY | WM | WS | TMR | CTR | HR | IR | OR | SR | ROR | DR | K | XR | FR |
| Operand | $\begin{array}{\|c} \hline w \times 0 \\ 1 \\ w \times 240 \end{array}$ | $\begin{gathered} \text { WYo } \\ \text { wY240 } \end{gathered}$ | $\begin{gathered} \hline \text { Wмо } \\ \text { । } 1896 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { wso } \\ \text { ws } \\ \text { w } \end{array}$ | $\begin{array}{cc} \hline \text { TO } \\ 1 \\ \text { T255 } \end{array}$ | $\begin{gathered} \mathrm{co} \\ \mathrm{I} \\ \mathrm{C} 255 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { R0 } \\ \text { 1 } \\ \text { R3839 } \end{array}$ | $\begin{array}{\|c} \hline \mathrm{R} 3840 \\ \text { \| } \\ \text { R3903 } \end{array}$ | $\begin{gathered} \text { R3904 } \\ \text { R } \\ \text { R } 367 \end{gathered}$ | $\begin{array}{\|c} \mathrm{R} 3968 \\ 1 \\ \text { R4167 } \end{array}$ | $\begin{array}{\|c} \text { R5000 } \\ \text { I } \\ \text { R8071 } \end{array}$ | $\begin{gathered} \text { D0 } \\ \text { D } \\ \text { D } \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \cdot \mathrm{Z} \\ \mathrm{PO} \sim \mathrm{Pg} \end{gathered}$ | $\begin{gathered} \hline \text { F0 } \\ \text { 1 } \\ \text { F8191 } \end{gathered}$ |
| Sa | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |
| Sb |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ |
| Pr |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ * | ${ }^{*}$ | $\bigcirc$ |  |  |  |
| L |  |  |  |  |  |  | $\bigcirc$ |  |  |  | $\bigcirc *$ | $\bigcirc$ | 1~511 |  |  |

## Description

When operation control "EN"=1 or changes from $0 \rightarrow 1$ ( $P$ instruction), it will perform the read ("R/W" $=1$ ) or write ("R/W"=0) file register operation. While reading, the content of data registers starting from Sa will be overwritten by the content of file registers addressed by the base file register Sb and record pointer Pr; while writing, the content of file registers addressed by the base file register Sb and record pointer Pr will be overwritten by the content of data registers starting from Sa ; L is the operation quantity or record size. The access of file register adopts the concept of RECORD data structure to implement. For example, $\mathrm{Sa}=\mathrm{RO}$, $\mathrm{Sb}=\mathrm{FO}, \mathrm{L}=10$, the read/write details shown as below

## Sb

| Sa | $\longleftrightarrow$ | $\begin{gathered} \text { FO ~F9 } \\ (\mathrm{L}=10) \end{gathered}$ | $-\operatorname{Pr}=0$ |
| :---: | :---: | :---: | :---: |
|  |  | $\underset{(\mathrm{L}=10)}{\mathrm{F} 10} \sim$ | $-\operatorname{Pr}=1$ |
| $\begin{gathered} \mathrm{RO} 0 \sim \mathrm{R9} \\ (\mathrm{~L}=10) \end{gathered}$ |  | $\underset{\substack{\mathrm{L} 20 \\(\mathrm{~L}=10)}}{ }$ | - $\operatorname{Pr}=2$ |
|  |  | $\begin{gathered} \text { F30 ~ F39 } \\ (\mathrm{L}=10) \end{gathered}$ | $\square \operatorname{Pr}=3$ |
|  |  | - |  |
|  |  | - |  |
|  |  | . |  |
|  |  | - |  |
|  |  | - |  |

Data Movement Instructions II

| FUN160 D P |
| :---: | :---: | :---: |
| RWFR |$\quad$ READ/WRITE FILE REGISTER $\quad$| FUN160 D P |
| :---: |
| RWFR |

- For ladder program application, only this instruction can access the file registers.
- The record pointer will be increased by 1 after execution while pointer control input "INC"=1.
- This instruction will not be executed and error indicator "ERR" will be 1 while incorrect record size ( $\mathrm{L}=0$ or $>$ 511 ) or the operation out of the file register's range (F0~F8191).


When M0 changes from $0 \rightarrow 1$, if $\mathrm{DO}=2$, the contents of file registers F200~F249 will be overwritten by the content of data registers R0~R49. the record length is 50.

Pointer will be increased by 1 after operation.
.When MO changes from $0 \rightarrow 1$, if $D 0=1$, the content of data registers R0~R49 will be overwritten by the file registers F150~F199. .The record pointer will be increased by 1 after operation.

Data Movement Instructions II


- The main purpose of the MEMORY_PACK of FBs series's is used for long term storing of the user's ladder program, except this, through the FUN161/FUN162 instructions, the MEMORY_PACK can be worked as the portable MEMORY_PACK for machine working parameters's saving and loading.
When execution control "EN" changes from $0 \rightarrow 1$, it will perform the data writing, where $S$ is the starting address of the source data, BK is the block number of the MEMORY_PACK to store this writing, Os is the offset of specified block, Pr is the pointer to point to corresponding data area, L is the quantity of this writing. The access of MEMORY_PACK manipulation adopts the concept of RECORD data structure to implement with. The working diagram as shown below :

- When input "INC" = 1, the content of the pointer will be increased by one after the execution of writing, it points to next record.

Data Movement Instructions II

| FUN161P <br> WR-MP | Write Data Record into the MEMORY_PACK <br> (Write memory pack) | FUN161P <br> WR-MP |
| :---: | :---: | :---: |

- If the value of $L$ is equal to 0 or greater than 128 , or the pointed data area over the range, the output "ERR" will be 1 , it will not perform the writing operation.
- It needs couple of PLC solving scans for data writing and verification; during the execution, the output "ACT" will be 1; when completing the execution and verification without the error, the output "DN" will be 1 ; when completing the execution and verification with the error, the output "ERR" will be 1.
The MEMORY_PACK can be configured to store the user's ladder program or machine's working parameters, or both. The ladder program can be stored into the block 0 only, but the machine's working parameters can be stored into block 0 or 1 ; the memory capacity of each block has 32 K Word in total.


## Example program : Writing the record into block 1 of MEMORY_PACK with the different length




Data Movement Instructions II


- If the MEMORY_PACK of the FBs series's has stored the data record written by the FUN161 instruction, they can be read out for machine's working through this instruction, it will reduce the tuning time for machine operation.
- When execution control "EN" = 1 or from $0 \rightarrow 1$ ( $P$ instruction), it will perform the data reading, where $B K$ is the block number of the MEMORY_PACK storing the record, Os is the offset of specified block, Pr is the pointer to point to corresponding data area, $L$ is the quantity of this record, and $D$ is the starting address to stor this reading of record. The access of MEMORY_PACK manipulation adopts the concept of RECORD data structure to implement with.
The working diagram as shown below:
MEMORY_PACK

- When input "INC"=1, the content of the pointer will be increased by one after the execution of reading, it points to next record.

Data Movement Instructions II

| FUN162 P | Read Data Record from the MEMORY_PACK |
| :---: | :---: | :---: |
| RD-MP |  |$\quad$| FUN162 P |
| :---: |
| RD-MP |

- If the value of $L$ is equal to 0 or greater than 128 , or the pointed data area over the range, the output "ERR" will be 1 , it will not perform the reading operation.
- Output will be "ERR" if MEMORY_PACK is empty or data format not correct, and user used FUN162 to read data from MEMORY_PACK.


## Example program : Reading the record from block 1 of MEMORY_PACK with the different length

※ It is necessary that correct data in MEMORY_PACK or this example can't execute correctly.

|  |  |  |
| :---: | :---: | :---: |
|  | Bk: 1 <br> Os: 0 <br> Pr: D 10 <br> L: 20 <br> D : R0 | ERR |
|  | 162P.RD_MP  <br> Bk: 1 <br> Os : 10000 <br> Pr: D11 <br> L: 50 <br> D : R100 | ERR |



| $\begin{gathered} \text { FUN170 D } \\ = \end{gathered}$ | EQUAL TO COMPARE <br> ( Compare whether Sa is equal to Sb ) |  |  |  |  |  |  |  |  |  |  |  |  | FUN170 D $=$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution | $\mathrm{EN}-$ |  | $\begin{array}{cc} \text { - 170D. } & \mathrm{Sa} \\ = & \mathrm{Sb} \end{array}$ |  |  | Sa : Operand A or the starting address of Sa <br> Sb : Operand B or the starting address of Sb <br> $\mathrm{Sa}, ~ \mathrm{Sb}$ may combine with V, Z, P0~P9 for indirect addressing application <br> * This instruction can be supported in PLC OS firmware V4.60 or later |  |  |  |  |  |  |  |  |
|  |  | wx | WY | WM | WS | TMR | CTR | HR | SR | ROR | DR | K | XR |  |
|  |  | $\begin{gathered} w \times 0 \\ 1 \\ w \times 240 \end{gathered}$ | $\begin{array}{\|c} \hline \text { WYo } \\ \text { I } \\ \text { WY240 } \end{array}$ | $\begin{gathered} \text { WMO } \\ \text { I } \\ \text { WM1896 } \end{gathered}$ | $\begin{gathered} \hline \text { WSO } \\ \text { । } \\ \text { WS984 } \end{gathered}$ | T0 I T255 | $\begin{gathered} \hline \mathrm{C0} \\ \text { । } \\ \text { C255 } \end{gathered}$ | R0 | $\begin{array}{\|c} \hline \text { R3804 } \\ \text { । } \\ \text { R4167 } \end{array}$ | $\begin{array}{\|c} \hline \text { R5000 } \\ \text { । } \\ \text { R8071 } \end{array}$ | D0 I D3999 | $\begin{aligned} & 16 / 32 \text { bit } \\ & \text { +/- number } \end{aligned}$ | $\begin{aligned} & V \cdot z \\ & P 0-P 9 \end{aligned}$ |  |
|  | Sa | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |
|  | Sb | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |

- When execution input "EN" $=1$, this instruction will be executed in signed number to compare Sa with Sb . If $\mathrm{Sa}=\mathrm{Sb}$, the output is 1 ; otherwise the output is 0 .


## Example 1:



Description: When $\mathrm{R} 0=\mathrm{R} 2, ~ \mathrm{R} 4=\mathrm{R} 6$ and $\mathrm{MO}=1$, the output status of Y 0 is 1 ; otherwise it is 0 $R 0=R 2, ~ R 8=R 10$ and $M 1=1$, the output status of $Y 1$ is 1 ; otherwise it is 0

## Example 2:



Description: When DR600=DR602 or DR604>DR606, after them DR608<DR610 and DR616 $\geqq$ DR618, or DR612 $\neq$ DR614 and DR620 $\leqq$ DR622, or M200=1and M201=1, and then M100=1, the output status of Y 10 is 1 ; otherwise it is 0 .

In Line Comparison Instructions


- When execution input "EN" $=1$, this instruction will be executed in signed number to compare Sa with Sb . If $\mathrm{Sa}>\mathrm{Sb}$, the output is 1 ; otherwise the output is 0 .


## Example 1:



Description: When M10=1, R20 > R22 or M11=1, the output status of Y 2 is 1 ; otherwise it is 0 .

## Example 2:



Description: When DR600=DR602 or DR604>DR606, after them DR608<DR610 and DR616 $\geqq$ DR618, or DR612 $=$ DR614 and DR620 $\leqq$ DR622, or M200=1and M201=1, and then M100=1, the output status of Y 10 is 1 ; otherwise it is 0 .


- When execution input "EN" $=1$, this instruction will be executed in signed number to compare Sa with Sb . If $\mathrm{Sa}<\mathrm{Sb}$, the output is 1 ; otherwise the output is 0 .


## Example 1:



Description: When M10=1, R20 < R22 or M11=1, the output status of Y 2 is 1 ; otherwise it is 0 .

## Example 2:



Description: When DR600=DR602 or DR604>DR606, after them DR608<DR610 and DR616きDR618, or DR612 $\neq$ DR614 and DR620 $\leqq$ DR622, or M200=1and M201=1, and then M100=1, the output status of Y10 is 1 ; otherwise it is 0 .

In Line Comparison Instructions


- When execution input "EN" $=1$, this instruction will be executed in signed number to compare Sa with Sb . If $\mathrm{Sa} \neq \mathrm{Sb}$, the output is 1 ; otherwise the output is 0 .


## Example 1:



Description: When $\mathrm{M} 10=1, ~ \mathrm{R} 20 \neq \mathrm{R} 22$ or $\mathrm{M} 11=1$, the output status of Y 2 is 1 ; otherwise it is 0 .

## Example 2:



Description: When DR600=DR602 or DR604>DR606, after them DR608<DR610 and DR616 $\geqq$ DR618, or DR612 $=$ DR614 and DR620 $\leqq$ DR622, or M200=1and M201=1, and then M100=1, the output status of Y 10 is 1 ; otherwise it is 0 .


- When execution input "EN" $=1$, this instruction will be executed in signed number to compare Sa with Sb . If $\mathrm{Sa} \geqq \mathrm{Sb}$, the output is 1 ; otherwise the output is 0 .


## Example 1:



Description: When $\mathrm{M} 10=1, ~ \mathrm{R} 20 \geqq \mathrm{R} 22$ or $\mathrm{M} 11=1$, the output status of Y 2 is 1 ; otherwise it is 0 .

## Example 2:



Description: When DR600=DR602 or DR604>DR606, after them DR608<DR610 and DR616きDR618, or DR612 $\neq$ DR614 and DR620 $\leqq$ DR622, or M200=1and M201=1, and then M100=1, the output status of Y10 is 1 ; otherwise it is 0 .

In Line Comparison Instructions

| FUN175 D =< | LESS THAN OR EQUAL TO COMPARE <br> (Compare whether Sa is less than or equal to Sb ) |  |  |  |  |  |  |  |  |  |  |  |  | FUN175 $=<$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Execution |  | $\left.\begin{array}{cc} \text { 175D. } & \text { Sa } \\ =< & \text { Sb } \end{array}\right]$ |  |  |  |  | Sa : Operand A or the starting address of Sa <br> Sb : Operand B or the starting address of Sb <br> $\mathrm{Sa}, ~ \mathrm{Sb}$ may combine with $\mathrm{V}, ~ \mathrm{Z}, ~ \mathrm{P} 0 \sim \mathrm{P9}$ for indirect addressing application <br> * This instruction can be supported in PLC OS firmware V4.60 or later |  |  |  |  |  |  |  |
|  | O. 뀽 | $\begin{array}{\|c\|} \hline \text { WX } \\ \hline \text { wxo } \\ \vdots \\ w \times 240 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { WY } \\ \hline \text { wYo } \\ 1 \\ \text { wY240 } \\ \hline \end{array}$ | WM <br> WM0 <br> । <br> WM1896 | $\begin{gathered} \hline \text { WS } \\ \hline \text { wSO } \\ \text { I } \\ \text { WS984 } \end{gathered}$ | TMR <br> T0 <br> I <br> T255 | CTR <br> C0 <br> 1 <br> C255 <br>  <br>  | $\begin{array}{\|c} \hline \text { HR } \\ \hline \text { R0 } \\ \text { । } \\ \text { R3839 } \end{array}$ | $\begin{gathered} \hline \text { SR } \\ \hline \text { R3804 } \\ \text { \| } \\ \text { R4167 } \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { ROR } \\ \hline \text { R5000 } \\ \text { I } \\ \text { R8071 } \\ \hline \end{array}$ | DR <br> D0 <br> I <br> D3999 |  | XR <br> $\mathrm{V} \cdot \mathrm{z}$ <br> PO-P9 |  |
|  | Sa | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |
|  | Sb | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |

- When execution input "EN" $=1$, this instruction will be executed in signed number to compare Sa with Sb . If $\mathrm{Sa} \leqq \mathrm{Sb}$, the output is 1 ; otherwise the output is 0 .


## Example 1:



Description: When M10=1, R20 $\leqq \mathrm{R} 22$ or $\mathrm{M} 11=1$, the output status of Y 2 is 1 ; otherwise it is 0 .

## Example 2:



Description: When DR600=DR602 or DR604>DR606, after them DR608<DR610 and DR616 $\geqq$ DR618, or DR612 $\neq$ DR614 and DR620 $\leqq$ DR622, or M200=1and M201=1, and then M100=1, the output status of Y10 is 1 ; otherwise it is 0 .

Other Instructions


Other Instructions

| FUN190 <br> STAT | READ SYSTEM STATUS | FUN190 <br> STAT |
| :---: | :---: | :---: |

Example : There are two I/O expansion modules FBs-2DA + FBs-6AD installed in one system

W... Status Monitoring

| Ref. No. | Status | Data | Ref. No. | Status | Data |
| :--- | :--- | :--- | :--- | :--- | :--- |
| M500 | Enable | ON |  |  |  |
| D200 | Decimal | 2 |  |  |  |
| D201 | Decimal | 17 |  |  |  |
| D202 | Decimal | 16 |  |  |  |

Description: When M500=1, this instruction being executed, register D200 is used to store the total quantity of I/O expansion modules, register D201 is used to store the code (17=FBs-2DA) of first I/O expansion module, register D202 is used to store the code (16=FBs-6AD) of second I/O expansion module.

| $\underset{\mathrm{I} \rightarrow \mathrm{~F}}{\mathrm{FUN} 200 \mathrm{D} P}$ | CONVERSION OF INTEGER TO FLOATING POINT NUMBER |  |  |  |  |  | $\underset{\mathrm{I} \rightarrow \mathrm{~F}}{\mathrm{FUN} 200 \mathrm{D} P}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ladder symbol Conversion control-EN $\left[\begin{array}{l}\text { 200DP.I } \rightarrow \mathrm{F}- \\ \mathrm{S}: \\ \mathrm{D}: \\ \end{array}\right.$ |  | S: Starting register of Integer to be converted <br> D : Starting register to store the result of conversion |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  | Range | HR | ROR | DR | K | XR |  |
|  | Operand | $\begin{array}{\|c} \hline \mathrm{R} 0 \\ 1 \\ \mathrm{R} 3839 \end{array}$ | $\begin{array}{\|c\|} \hline \text { R5000 } \\ \text { I } \\ \text { R8071 } \end{array}$ | $\begin{gathered} \text { D0 } \\ \text { । } \\ \text { D4095 } \end{gathered}$ | $\begin{aligned} & \hline 16 / 32 \\ & \text { bit } \\ & \text { Integer } \end{aligned}$ | $\begin{gathered} V \cdot z \\ P 0 \sim P 9 \end{gathered}$ |  |
|  | S | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |
|  | D | $\bigcirc$ | $\bigcirc *$ | $\bigcirc$ |  | $\bigcirc$ |  |

## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard. For detail explanation of the format please refer to 5.3 (Numbering System)...page 5-9.
- When conversion control "EN" = 1 or has a transition from 0 to 1 ( $\mathbf{P}$ instruction), will convert the integer data from $S$ register into $D \sim D+1$ 32-bits register( floating point number data)



Floating Poing Instructions


## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard. For detail explanation of the format please refer to 5.3 (Numbering System)...page 5-9.
- When conversion control "EN" = 1 or has a transition from 0 to 1 ( $\mathbf{P}$ instruction), will convert the floating point data from $\mathrm{S} \sim \mathrm{S}+132$ bits register into D register( integer data ).
- If the value exceeds the valid range of destination, then do not carry out this instruction, and set the range-error flag "ERR" as 1 and the D register will be intact.

$$
※ \quad \text { DR20 }=123.45 \rightarrow \text { Normalize } \rightarrow \text { 42F6E666H }
$$




D10: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| b 15 | b 14 | b 13 | b 12 | b 11 | b 10 | b 9 | b 8 | b 7 | b 6 | b 5 | b 4 | b 3 | b 2 | b 1 | b 0 |



## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard. For detail explanation of the format please refer to 5.3 (Numbering System)...page 5-9.
- Performs the addition of the data specified at Sa and Sb and writes the results to a specified register D when the add control input "EN" =1 or from 0 to 1 ( $P$ instruction). If the result exceed the range that the floating point number can be expressed $\left( \pm 3.4 * 10^{38}\right)$ then the error flag FOO will be set to 1 and the $D$ register will be intact.


| DR0 | 200 | Floating Point Number | DR0 | 43480000 H |
| :---: | :---: | :---: | :---: | :---: |
| DR10 | 150 | Floating Point Number : | DR10 | 43160000 H |


| DR20 | 43AF0000H |
| :--- | :--- |

Floating Poing Instructions

| FUN 203 P FSUB | FLOATING POINT NUMBER SUBTRACTION |  |  |  |  |  | FUN 203 FSUB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ladder symbol <br> Sa: Minuend <br> Sb : Subtrahend <br> D : Destination register to store the results of the subtraction <br> $\mathrm{Sa}, \mathrm{Sb}, \mathrm{D}$ may combine with $\mathrm{V}, \mathrm{Z}, \mathrm{P} 0 \sim \mathrm{P} 9$ to serve indirect addressing |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  | HR | ROR | DR | K | XR |  |
|  |  | $\begin{array}{\|c\|} \hline \mathrm{RO} \\ \text { । } \\ \mathrm{R} 3839 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { R5000 } \\ \text { ( } \\ \text { R071 } \end{array}$ | $\begin{array}{\|c\|} \hline \text { D0 } \\ \text { । } \\ \text { D4095 } \end{array}$ | Floating point number | $\begin{gathered} \hline V \cdot z \\ P 0 \sim P S \\ \hline \end{gathered}$ |  |
|  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |
|  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |
|  |  | $\bigcirc$ | $\bigcirc^{*}$ | $\bigcirc$ |  | $\bigcirc$ |  |

## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard. For detail explanation of the format please refer to 5.3 (Numbering System)...page 5-9.
- Performs the subtraction of the data specified at Sa and Sb and writes the results to a specified register D when the subtract control input "EN" $=1$ or from 0 to 1 ( $P$ instruction). If the result exceed the range that the floating point number can be expressed $\left( \pm 3.4 * 10^{38}\right)$ then the error flag FOO will be set to 1 and the $D$ register will be intact.


| DR0 | 200 |
| :---: | :---: |
|  | $\neg$ Floating Point Number : |


| DRO | 43480000 H |
| :--- | :--- |


| DR4 | 500 |
| :--- | :--- | Floating Point Number: | DR4 | 43 FA0000 H |
| ---: | ---: |


| DR10 | C 3960000 H |
| :--- | :--- |


| FUN 204 P FMUL | FLOATING POINT NUMBER MULTIPLICATION |  |  |  |  |  | FUN 204 P FMUL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ladder symbol |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  | Range | HR | ROR | DR | K | XR |  |
|  |  | $\begin{array}{\|c\|} \hline \text { R0 } \\ \text { 1 } \\ \text { R } 839 \end{array}$ | $\begin{array}{\|c\|} \hline \text { R5000 } \\ \text { । } \\ \text { R8071 } \end{array}$ | $\begin{gathered} \text { DO } \\ \text { I } \\ \text { D4095 } \end{gathered}$ | Floating point number | $\begin{gathered} V \cdot z \\ \mathrm{P} \cap \sim \mathrm{Pq} \end{gathered}$ |  |
|  | Sa | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |
|  | Sb | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |
|  | D | $\bigcirc$ | $\bigcirc$ * | $\bigcirc$ |  | $\bigcirc$ |  |

## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard. For detail explanation of the format please refer to 5.3 (Numbering System)...page 5-9.
- Performs the multiplication of the data specified at Sa and Sb and writes the results to a specified register D when the multiplication control input "EN" $=1$ or from 0 to 1 ( $P$ instruction). If the result exceed the range that the floating point number can be expressed $\left( \pm 3.4 * 10^{38}\right)$ then the error flag FOO will be set to 1 and the D register will be intact.




$$
x
$$

$$
\text { DR14 } 47 \text { A } 39 \text { AE } 2 \mathrm{H}
$$

Floating Poing Instructions


## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard. For detail explanation of the format please refer to 5.3 (Numbering System) page 5-9.
- Performs the division of the data specified at Sa and Sb and writes the result to the registers specified by register $D$ when the division control input "EN" $=1$ or from 0 to 1 ( $P$ instruction). If the result exceed the range that the floating point number can be expressed $\left( \pm 3.4 * 10^{38}\right)$ then the error flag FOO will be set to 1 and the D register will be intact.
- X5 EN- | 205P.FDIV |  |
| :--- | :--- |
| $\mathrm{Sa}:$ | RO |
| $\mathrm{Sb}:$ | R 2 |
| $\mathrm{D}:$ | R 4 |$|-E R R-$

| DR0 | 125.25 |
| :--- | :--- |$\Rightarrow$ Floating Point Number: | DRO | 42 FA 8000 H |
| :---: | :---: |


| DR2 | 5 |
| :--- | :--- |

$\div$

DR4 $\quad 41 \mathrm{C} 86666 \mathrm{H}$


## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard. For detail explanation of the format please refer to 5.3 (Numbering System) page 5-9.
- Compares the data of Sa and Sb when the compare control input "EN" =1 or from 0 to 1 ( $\mathbf{P}$ instruction). If the data of Sa is equal to Sb , then set FO0 to 1 . If the data of $\mathrm{Sa}>\mathrm{Sb}$, then set FO1 to 1. If the data of $\mathrm{Sa}<\mathrm{Sb}$, then set FO2 to 1. If the data of $\mathrm{Sa}<\mathrm{Sb}$, then set the FO2 to 1 .

| x0 | $N \begin{aligned} & \text { 206P } \\ & \mathrm{Sa}: \\ & \mathrm{Sb}: \end{aligned}$ | $\begin{gathered} \text { CMP } \\ \text { R0 } \\ \text { R2 } \end{gathered}$ | $\begin{aligned} & a=b- \\ & a>b-\quad Y 0 \\ & a<b \quad \text { ( ) } \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DR0 | 200.1 |  | Foating Point Number : | DR0 | 4348199 A |
| DR2 | 200.2 |  | Floating Point Number : | DR2 | 43483333 H |

- From the above example, we first assume the data of DR0 is 200.1 and DR2 is 200.2, and then compare the data by executing the CMP instruction. The FOO and FO1 are set to 0 and FO2 ( $a<b$ ) is set to 1 since $a<b$.
- If you want to have the compound results, such as $\geqq \bullet \leqq \bullet<>$ etc., please send $=\cdot<$ and $>$ results to relay first and then combine the result from the relays.

Floating Point Instructions


## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard. For detail explanation of the format please refer to 5.3 (Numbering System) page 5-9.
- When compare control "EN" = 1 or changes from 0 to 1 ( $\mathbf{P}$ instruction), compares S with upper limit SU and lower limit $S L$. If $S$ is between the upper limit and the lower limit ( $\mathrm{S}_{\mathrm{L}} \leqq \mathrm{S} \leqq \mathrm{S}_{\mathrm{U}}$ ), then set the inside zone flag "INZ" to 1 . If the value of $S$ is greater than the upper limit $S_{U}$, then set the higher than upper limit flag " $S>U$ " to 1 . If the value of $S$ is smaller then the lower limit $S_{L}$, then set the lower than lower limit flag " $\mathrm{S}<\mathrm{L}$ " as 1 .
- The upper limit $S_{U}$ should be greater than the lower limit $S_{L}$. If $S_{U}<S_{L}$, then the limit value error flag "ERR" will set to 1 , and this instruction will not carry out.

- The instruction at left compares the value of DR10 with the upper and lower limit zones formed by DR12 and DR14. If the values of DR10~DR14 are as shown in the diagram at bottom left, then the result can then be obtained as at the right of this diagram.
- If want to get the status of out side the zone, then OUT NOT Y0 may be used, or an OR operation between the two outputs $\mathrm{S}>\mathrm{U}$ and $\mathrm{S}<\mathrm{L}$ may be carried out, and move the result to YO .

Floating Point Instructions


Advance Function Instruction


## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard. For detail explanation of the format please refer to 5.3 (Numbering System) page 5-9.
- When operation control "EN" = 1 or from 0 to 1 ( $\boldsymbol{P}$ instruction), take the square root of the data specified by the S value or $\mathrm{S} \sim \mathrm{S}+1$ register, and store the result into the register specified by $\mathrm{D} \sim \mathrm{D}+1$.
- If the value of $S$ is negative, then the error flag "ERR" will be set to 1 , and do not execute the operation.
x0 208P.FSQR
-     - EN

| S : | 2520.04 | -ERR- |
| :---: | :---: | :---: |
| D : | DO |  |

S: $\square$

$$
X 0=\uparrow
$$

D : | D 1 | D 0 | 50.2 |
| :---: | :---: | :---: | Floating Point Number:



$$
\sqrt{2520.04}=50.2
$$



## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard. For detail explanation of the format please refer to 5.3 (Numbering System) page 5-9.
- When operation control "EN" = 1 or from 0 to 1 ( $\boldsymbol{P}$ instruction), take the SIN value of the angle data specified by the $S$ register and store the result into the register $D \sim D+1$ in floating point number format. The valid range of the angle is from -18000 to +18000 , unit in 0.01 degree.
- If the $S$ value is not within the valid range, then the $S$ value error flag "ERR" will be set to 1 , and do not execute the operation.


$$
\operatorname{SIN}(30)=0.5
$$

Floating Point Instructions


## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard. For detail explanation of the format please refer to 5.3 (Numbering System) page 5-9.
- When operation control "EN" = 1 or from 0 to 1 ( $\mathbf{P}$ instruction), take the COS value of the angle data specified by the $S$ register and store the result into the register $D \sim D+1$ in floating point number format. The valid range of the angle is from -18000 to +18000 , unit in 0.01 degree.
- If the $S$ value is not within the valid range, then the $S$ value error flag "ERR" will be set to 1 , and do not execute the operation.

- At left, the example program gets the $\operatorname{COS}$ value of 60 , and stores the results the register DR200.


Floating Point Number : $\square$
$\cos (60)=0.5$


## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard. For detail explanation of the format please refer to 5.3 (Numbering System) page 5-9.
- When operation control "EN" = 1 or from 0 to 1 ( $\mathbf{P}$ instruction), take the COS value of the angle data specified by the $S$ register and store the result into the register $D \sim D+1$ in floating point number format. The valid range of the angle is from -18000 to +18000 , unit in 0.01 degree.
- If the $S$ value is not within the valid range, then the $S$ value error flag "ERR" will be set to 1 , and do not execute the operation.


$$
\operatorname{TAN}(45)=1
$$

Floating Point Instructions

| FUN 212 P FNEG | CHANGE SIGN OF THE FLOATING POINT NUMBER |  |  |  |  |  | FUN 212 P FNEG |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D : Register to be changed sign <br> D may combine with $\mathrm{V}, \mathrm{Z}, \mathrm{P} 0 \sim \mathrm{P} 9$ to serve indirect address application |  |  |  |  |
|  |  | Range <br> Ope- <br> rand <br> D | $\begin{gathered} \hline \text { HR } \\ \hline \text { R0 } \\ 1 \\ \text { R } 3839 \\ \hline 0 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { ROR } \\ \hline \text { R5000 } \\ \text { R } \\ \text { R8071 } \\ \hline O^{*} \\ \hline \end{array}$ | DR <br> D0 <br> । <br> D4095 | $\begin{array}{\|c} \hline \mathrm{XR} \\ \hline \mathrm{~V} \cdot \mathrm{Z} \\ \mathrm{PO} \sim \mathrm{Pg} \\ \hline \mathrm{O} \\ \hline \end{array}$ |  |

## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard. For detail explanation of the format please refer to 5.3 (Numbering System) page 5-9.
- When operation control "EN" = 1 or from 0 to 1 ( $\mathbf{P}$ instruction), the sign of the floating point number register specified by D will be toogled.


## Programming Example

- XO -| 212P. |
| :--- |
| FNEG | R0
- The instruction at left negates the value of the DR0 register, and stores it back to DRO.

| DR0 | 123.45 | $\Rightarrow$ Floating Point Number : | DR0 | 42F6E666H |
| :---: | :---: | :---: | :---: | :---: |
| $\zeta($ NEGATION) |  |  | $\checkmark \mathrm{XO}=$ 个 |  |
| DRO | -123.45 |  | DR0 | C2F6E666H |



## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard. For detail explanation of the format please refer to 5.3 (Numbering System) page 5-9.
- When operation control "EN" = 1 or from 0 to 1 ( $\mathbf{P}$ instruction), calculate the absolute value of the floating point number register specified by $D$, and write it back into the original $D$ register.


## Programming Example



- The instruction at left calculates the absolute value of the DRO register, and stores it back in DRO.

| DR0 | -100.25 | $\checkmark$ Floating Point Number : | DRO | C2C88000 H |
| :---: | :---: | :---: | :---: | :---: |
| $\checkmark$ (ABSOLUTE) |  |  |  | $爪 \mathrm{xO}=\uparrow$ |
| DR0 | 100.25 |  | DR0 | $42 \mathrm{C88000H}$ |

Floating Point Instructions


## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard of 32-bit.
- When operation control "EN" = 1 or from 0 to 1 ( $\mathbf{P}$ instruction), take the Napierian logarithm of the data specified by the $S$ value or $\mathrm{S} \sim \mathrm{S}+1$ register, and store the result into the register specified by $\mathrm{D} \sim \mathrm{D}+1$.
- If the value of $S$ is negative or equal to 0 , invalid indirect addressing , or over range of the result , the error flag "ERR" will be set to 1, and not update the value of D~D+1.
- All floating point instructions can't be executed in interrupt service routine.


## Example



- When M214=1, calculate the Napierian logarithm value, it is DD246 = In (DD46)

| \% Status Monitoring |  |  |  |  |  | $\square \times$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ref. No. | Status | Data | Ref. No. | Status | Data | F |
| DD46 | Floating | 12345.6 |  |  |  |  |
| DD246 | Floating | 9.4210548 |  |  |  |  |
| M214 | Enable | ON |  |  |  |  |
|  |  |  |  |  |  | $v$ |
| < 㴹 |  |  |  |  |  | > |
| StatusPage2 StatusPage1/ |  |  |  |  |  |  |



## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard of 32-bit.
- When operation control "EN" = 1 or from 0 to 1 ( $\mathbf{P}$ instruction), calaulate the nature power function of the data specified by the $S$ value or $S \sim S+1$ register, and store the result into the register specified by $D \sim D+1$.
- If the value of $S$ is out of range, invalid indirect addressing, or over range of the result , the error flag "ERR" will be set to 1 , and not update the value of $D \sim D+1$.
- All floating point instructions can't be executed in interrupt service routine.


## Example



- When M215=1, calculate the nature power function, it is DD248 $=e^{\text {DD48 }}$

| \%m Status Monitoring |  |  |  |  |  | $\square \square \times$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ref. No. | Status | Data | Ref. No. | Status | Data | FA |
| DD48 | Floating | -0.123 |  |  |  |  |
| DD248 | Floating | 0.8842 |  |  |  |  |
| M215 | Enable | ON |  |  |  |  |
|  |  |  |  |  |  | $v$ |
|  |  |  |  |  |  | $>$ |
| Status | 2/ $\sqrt{\text { St }}$ | Page |  |  |  |  |

Floating Point Instructions


## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard of 32-bit.
- When operation control "EN" = 1 or from 0 to 1 ( $\mathbf{P}$ instruction), calculate the logarithm value of the data specified by the $S$ value or $\mathrm{S} \sim \mathrm{S}+1$ register, and store the result into the register specified by $\mathrm{D} \sim \mathrm{D}+1$.
- If the value of $S$ is negative or equal to 0 , invalid indirect addressing , or over range of the result , the error flag "ERR" will be set to 1 , and not update the value of D~D+1.
- All floating point instructions can't be executed in interrupt service routine.


## Example



- When M216=1, calculate the logarithm value, it is DD250 = log (DD50)

| - Status Monitoring |  |  |  |  |  | $\square \times$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ref. No. | Status | Data | Ref. No. | Status | Data | FA |
| DD50 | Floating | 0.123 |  |  |  |  |
| DD250 | Floating | -0.91009486 |  |  |  |  |
| M216 | Enable | ON |  |  |  |  |
|  |  |  |  |  |  | $v$ |
| < 断 |  |  |  |  |  | > |
| StatusPage2/StatusPage1/ |  |  |  |  |  |  |


| FUN 217 P <br> FPOW | FLOATING POINT PO |
| :--- | :--- |
| $\left.\begin{array}{l}\text { Operation } \\ \text { Control EN }\end{array}\right]\left[\begin{array}{l}\text { F217P.FPOW } \\ \text { Sy : } \\ \text { Sx: } \\ \text { D : }\end{array}\right.$ |  |

Sy: Source data or register of exponential
SX: Source data or register of base 。
D: Register for storing the result
Sy, Sx, D may combine with V, Z, PO~P9 to serve indirect address application

| Range | HR | ROR | DR | K | XR |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | R0 <br> I <br> R3839 | R5000 <br> R8071 | D0 <br> D3999 | Floating <br> number | $\mathrm{V} \cdot \mathrm{Z}$ <br> P0~P9 |
|  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Sx | $\bigcirc$ | $\bigcirc^{*}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| D | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |

## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard of 32-bit.
- When operation control "EN" = 1 or from 0 to 1 ( $\mathbf{P}$ instruction), calculate the power function of the exponential data specified by the Sy, base data specified by the $\mathrm{Sx}_{\mathrm{x}}$, and store the result into the register specified by D~D+1.
- If it exists invalid indirect addressing, or over range of the result , the error flag "ERR" will be set to 1 , and not update the value of $\mathrm{D} \sim \mathrm{D}+1$.
- All floating point instructions can't be executed in interrupt service routine.


## Example



- When M217=1, calculate the power function, it is DD252 = DD54 ${ }^{\text {DD5 }}$

| \% Status Monitoring |  |  |  |  |  | $\square \times$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ref. No. | Status | Data | Ref. No. | Status | Data | FA |
| DD52 | Floating | 12.34 |  |  |  |  |
| DD54 | Floating | 99.9000002 |  |  |  |  |
| DD252 | Floating | $4.7276013 \mathrm{e}+24$ |  |  |  |  |
| M217 | Enable | ON |  |  |  | $v$ |

Floating Point Instructions


## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard of 32-bit.
- When operation control "EN" = 1 or from 0 to 1 ( $\mathbf{P}$ instruction), calculate the arc sine value of the data specified by the $S$ value or $S \sim S+1$ register, and store the result into the register specified by $\mathrm{D} \sim \mathrm{D}+1$.
- Range of $S$ data : $-1 \sim+1$; range of $D$ value : $-\pi / 2 \sim \pi / 2$ (Unit in radian)
- If the value of $S$ is out of range • or invalid indirect addressing, the error flag "ERR" will be set to 1 , and not update the value of $\mathrm{D} \sim \mathrm{D}+1$.
- All floating point instructions can't be executed in interrupt service routine.


## Example



- When M218=1, calculate the arc sine value, it is DD256 $=\sin ^{-1}$ DD56;

DD256(Unit in radian) $\times 57.295788(180 / \pi)$ to acquire the degree value

| Status Monitoring |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ref. No. Status Data Ref. No. Status Data  <br> DD56 Floating 0.70710677     <br> DD256 Floating 0.78539813     <br> M218 Enable ON     <br> DD356 Floating 45.000004     |  |  |  |  |  |  |  |  |


| $\begin{gathered} \text { FUN } 219 \text { P } \\ \text { FACOS } \end{gathered}$ | FLOATING POINT ARC COSINE FUNCTION, $\cos ^{-1}$ |  |  |  |  |  | FUN 219 FACOS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operation Control EN | $\left[\begin{array}{c} \text { F219P.FACOS } \\ \mathrm{S}: \\ \mathrm{D}: \end{array}\right.$ | $S$ : Source data or register to be calculated the arc <br> ERR cosine value <br> D : Register for storing the result <br> S, D may combine with V, Z, P0~P9 to serve indirect address application |  |  |  |  |  |
|  | Range <br> Ope- <br> rand <br> $S$ <br> $D$ | HR <br> R0 <br> I <br> R3839 <br> $○$ | ROR <br> R5000 <br> । <br> R8071 <br> $\bigcirc$ <br> $\bigcirc^{*}$ | DR <br> D0 <br> I <br> D3999 <br>  <br>  |  | XR  <br> $\mathrm{V} \cdot \mathrm{Z}$  <br> $\mathrm{PO} \sim \mathrm{PQ}$  <br>  $\bigcirc$ <br>   |  |

## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard of 32-bit.
- When operation control "EN" = 1 or from 0 to 1 ( $\mathbf{P}$ instruction), calculate the arc cosine value of the data specified by the $S$ value or $S \sim S+1$ register, and store the result into the register specified by D~D+1.
- Range of $S$ data: -1~+1 ; range of $D$ value : $0 \sim \pi$ (Unit in radian)
- If the value of $S$ is out of range - or invalid indirect addressing, the error flag "ERR" will be set to 1 , and not update the value of $\mathrm{D} \sim \mathrm{D}+1$.
- All floating point instructions can't be executed in interrupt service routine.


## Example



- When M219=1, calculate the arc cosine value, it is DD258 $=\cos ^{-1}$ DD58; DD258(Unit in radian) $\times 57.295788(180 / \pi)$ to acquire the degree value

| $\underset{\sim}{\sim}$ Status Monitoring |  |  |  |  |  | $\square \square$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ref. No. | Status | Data | Ref. No. | Status | Data | F^ |
| DD58 | Floating | 0.5 |  |  |  |  |
| DD258 | Floating | 1.0471976 |  |  |  |  |
| M219 | Enable | ON |  |  |  |  |
| DD358 | Floating | 60.000008 |  |  |  | $v$ |

Floating Point Instructions


## Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard of 32-bit.
- When operation control "EN" = 1 or from 0 to 1 ( $\mathbf{P}$ instruction), calculate the arc tangent value of the data specified by the $S$ value or $S \sim S+1$ register, and store the result into the register specified by $D \sim D+1$.
- $S$ data is any number ; range of $D$ value : $-\pi / 2 \sim \pi / 2$ (Unit in radian)
- If it exists invalid indirect addressing, the error flag "ERR" will be set to 1 , and not update the value of $D \sim D+1$.
- All floating point instructions can't be executed in interrupt service routine.


## Example



- When M220=1, calculate the arc tangent value, it is DD260 $=\tan ^{-1}$ DD60; DD260(Unit in radian) $\times 57.295788(180 / \pi)$ to acquire the degree value

| - Status Monitoring |  |  |  |  |  | $\square$ | X |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ref. No. | Status | Data | Ref. No. | Status | Data |  | F^ |
| DD60 | Floating | 11.23 |  |  |  |  |  |
| DD260 | Floating | 0.88817382 |  |  |  |  |  |
| M220 | Enable | ON |  |  |  |  |  |
| DD360 | Floating | 50.888618 |  |  |  |  | $v$ |

## Chapter 8 Step Instruction Description

Structured programming design is a major trend in software design．The benefits are high readability，easy maintenance，convenient updating and high quality and reliability．For the control applications，consisted of many sequential tasks，designed by conventional ladder program design methodology usually makes others hard to maintain． Therefore，it is necessary to combine the current widely used ladder diagrams with the sequential controls made especially for machine working flow．With help from step instructions，the design work will become more efficient，time saving and controlled．This kind of design method that combines process control and ladder diagram together is called the step ladder language．

The basic unit of step ladder diagram is a step．A step is equivalent to a movement（step）in the machine operation where each movement has an output．The complete machine or the overall sequential control process is the combination of steps in serial or parallel．Its step－by－step sequential execution procedure allows others to be able to understand the machine operations thoroughly，so that design，operation，and maintenance will become more effective and simpler．

## 8．1 The Operation Principle of Step Ladder Diagram

【Example】


【Description】

1．STP Sxxx is the symbol representing a step Sxxx that can be one of $\mathrm{SO} \sim \mathrm{S} 999$ ．When executing the step（status ON），the ladder diagram on the right will be executed and the previous step and output will become OFF．

2．M1924 is on for a scan time after program start． Hence，as soon as ON，the stop of the initial step SO is entered（ $\mathrm{SO} \mathrm{ON} \mathrm{)} \mathrm{while} \mathrm{the} \mathrm{other} \mathrm{steps} \mathrm{are}$ kept inactive，i．e． $\mathrm{Y} 1 \sim \mathrm{Y} 5$ are all OFF．This means M1924 ON $\rightarrow$ SO ON $\rightarrow$ YO ON and YO will remain ON until one of the contacts X 1 or X 2 is ON ．

3．Assume that X 2 is ON first；the path to S 21 will then be executed．
X2 ON $\Rightarrow\left\{\begin{array}{l}\mathrm{S} 21 \mathrm{ON} \\ \text { S0 OFF }\end{array} \Rightarrow\left\{\begin{array}{l}\mathrm{Y} 2 \mathrm{ON} \\ \mathrm{Y} 0 \text { OFF }\end{array}\right.\right.$ Y 2 will remain ON until X 5 is ON ．

4．Assume that X 5 is ON ，the process will move forward to step S23． i．e． $\mathrm{X} 5 \mathrm{ON} \Rightarrow\left\{\begin{array}{l}\mathrm{S} 23 \text { ON } \\ \mathrm{S} 21 \text { OFF }\end{array} \Rightarrow\left\{\begin{array}{l}\mathrm{Y} 4 \mathrm{ON} \\ \mathrm{Y} 2 \text { OFF }\end{array}\right.\right.$
$Y 4$ and $Y 5$ will remain $O N$ until $X 6$ is $O N$ ．
※If X 10 is ON ，then Y 5 will be ON ．
5．Assume that X 6 is ON ，the process will move forward to SO．
i．e．X6 ON $\Rightarrow\left\{\begin{array}{l}\text { S0 ON } \\ \text { S23 OFF }\end{array} \Rightarrow\left\{\begin{array}{l}\text { Y0 ON } \\ \text { Y4，Y5 OFF }\end{array}\right.\right.$
Then，a control process cycle is completed and the next control process cycle is entered．

### 8.2 Basic Formation of Step Ladder Diagram

(1) Single path


- Step S20 alone moves to step S21 through X0.
- X0 can be changed to other serial or parallel combination of contacts.
(2) Selective divergence/convergence

(3) Simultaneous divergence/convergence

- Step S2O selects an only one path which divergent condition first met. E.g. X2 is ON first, then only the path of step S23 will be executed.
- A divergence may have up to 8 paths maximum.
- X1, X2, ....., X22 can all be replaced by the serial or parallel combination of other contacts.
- After X0 is ON, step S 20 will simultaneously execute all paths below it, i.e. all S21, S22, S23, and so on, are in action.
- All divergent paths at a convergent point will be executed to the last step (e.g. S30, S31 and S32). When X1 is ON, they can then transfer to S 40 for execution.
- The number of divergent paths must be the same as the number of convergent paths. The maximum number of divergence/convergence path is 8 .
(4) Jump
a. The same step loop

- There are 3 paths below step S20 as shown on the left. Assume that X 2 is ON , then the process can jump directly to step S23 to execute without going through the process of selective convergence.
- The execution of simultaneous divergent paths can not be skipped.
b. Different step loop

(5) Closed Loop and Single Cycle
a. Closed Loop

b. Single Cycle

| M1924 - X0 |  |
| :--- | :--- |
| STP S0 |  |
| X1 |  |
| STP S20 |  |
| X2 |  |
| STP S21 | RST S21 |

c. Mixed Process

M1924

(6) Combined Application


The maximum number of downward horizontal branch loops of an initial step is 16

## 8．3 Introduction of Step Instructions：STP，FROM，TO and STPEND

STP Sx ：S $0 \leq \mathrm{Sx} \leqq \mathrm{S} 7$（Displayed in WinProladder）
or
STP Sx ：S0 $\leqq \mathrm{Sx} \leqq \mathrm{S} 7$（Displayed in FP－08）
This instruction is the initial step instruction from where the step control of each machine process can be derived．Up to 8 initial steps can be used in the FBs series，i．e．a PLC can make up to 8 process controls simultaneously．Each step process can operate independently or generate results for the reference of other processes．

【Example 1】 Go to the initial step S0 after each start（ON）


【Example 2】 Each time the device is start to run or the manual button is pressed or the device is malfunction，then the device automatically enters the initial step S0 to standby．


【Description】 XO：Manual Button，MO：Abnormal Contact．
－STP Sxxx ： $220 \leqq$ Sxxx $\leqq$ S999（Displayed in WinProladder）
or
STP Sxxx ：S20 $\leqq$ Sxxx $\leqq$ S999（Displayed in FP－08）

This instruction is a step instruction，each step in a process represents a step of sequence．If the status of step is ON then the step is active and will execute the ladder program associate to the step．

## 【Example】



【Description】1．When ON，the initial step SO is ON and YO is ON ．
2．When transfer condition X 10 is ON （in actual application，the transferring condition may be formed by the serial or parallel combination of the contacts $\mathrm{X}, \mathrm{Y}, \mathrm{M}, \mathrm{T}$ and C ），the step S 20 is activated．The system will automatically turn SO OFF in the current scan cycle and YO will be reset automatically to OFF．
i．e． $\mathrm{X} 10 \mathrm{ON} \Rightarrow\left\{\begin{array}{l}\text { S20 ON } \\ \text { S0 OFF }\end{array} \quad \Rightarrow \begin{cases}\mathrm{X} 1 \mathrm{ON} & \rightarrow \mathrm{Y} 1 \mathrm{ON} \\ \mathrm{X} 2 \mathrm{ON} & \rightarrow \mathrm{Y} 2 \mathrm{ON} \\ \text { Y0 OFF }\end{cases}\right.$
3．When the transfer condition X 11 is ON ，the step S 0 is $\mathrm{ON}, \mathrm{Y} 0$ is ON and $\mathrm{S} 20, \mathrm{Y} 1$ and Y 2 will turn OFF at the same time．
i．e． $\mathrm{X} 11 \mathrm{ON} \Rightarrow\left\{\begin{array}{ll}\text { S0 } & \text { ON } \\ \text { S20 } & \text { OFF }\end{array} \Rightarrow\left\{\begin{array}{l}\text { Y0 ON } \\ \text { Y1 OFF } \\ \text { Y2 OFF }\end{array}\right.\right.$

FROM Sxxx : S0 S 5 Sxx $\leqq$ S999 (Displayed in WinProladder)
or
FROM Sxxx : S0 $\leqq$ Sxxx $\leqq$ S999 (Displayed in FP-08)

The instruction describes the source step of the transfer, i.e. moving from step Sxxx to the next step in coordination with transfer condition.

## 【Example】



【Description】: 1. When ON, the initial step SO is ON . If XO is ON , then YO will be ON .
2. When $S 0$ is $O N$ : $a$. if $X 1$ is $O N$, then step $S 20$ will be $O N$ and $Y 1$ will be $O N$.
b. if X 2 is ON , then step S 21 will be ON and Y 2 will be ON .
c. if X 3 is ON , then step S 22 will be ON and Y 3 will be ON .
d. if $\mathrm{X} 1, \mathrm{X} 2$ and X 3 are all ON simultaneous, then step S 20 will have the priority to be ON first and either S21 or S22 will not be ON.
e. if X 2 and X 3 are ON at the same time, then step S 21 will have the priority to be ON first and S22 will not be ON.
3. When S 20 is ON , if X 5 and X 7 are ON at the same time, then step S 23 will be $\mathrm{ON}, \mathrm{Y} 4$ will be ON and S20 and Y 1 will be OFF.
4. When S 21 is ON , if X 4 is ON , then step S 0 will be ON and S 21 and Y 2 will be OFF.
5. When S 22 is ON , if X 6 and X 7 are ON at the same time, then step S 23 will be $\mathrm{ON}, \mathrm{Y} 4$ will be ON and S22 and $Y 3$ will be OFF.
6. When S 23 is ON , if X 8 is ON , then step S 0 will be ON and S 23 and Y 4 will be OFF.
－TO $\mathrm{Sxxx}: \mathrm{S} 0 \leqq \mathrm{Sxxx} \leqq \mathrm{S} 999$（Displayed in WinProladder）
or
TO Sxxx ：S0 $\leqq$ Sxxx $\leqq$ S999（Displayed in FP－08）

This instruction describes the step to be transferred to．

【Example】


【Description】：1．When ON，the initial step SO is ON ．If XO is ON ，then YO will be ON ．
2．When S 0 is ON ：if X 1 is ON ，then steps S 20 and S 21 will be ON simultaneously and Y 1 and Y 2 will also be ON．

3．When $S 21$ is $O N$ ：if $X 2$ is $O N$ ，then step $S 22$ will be $O N, Y 3$ will be $O N$ and $S 21$ and $Y 2$ will be OFF．
4．When S20 and S22 are ON at the same time and the transferring condition X3 is ON，then step S23 will be ON（if X 4 is ON，then Y 4 will be ON ）and S 20 and S 22 will automatically turn OFF and Y 1 and Y3 will also turn OFF．

5．When S23 is ON：if X 5 is ON ，then the process will transfer back to the initial step，i．e．So will be $O N$ and S 23 and Y 4 will be OFF．

STPEND ：（Displayed in WinProladder）
or
STPEND ：（Displayed in FP－08）

This instruction represents the end of a process．It is necessary to include this instruction so all processes can be operated correctly．

A PLC can have up to 8 step processes（ $\mathrm{S} 0 \sim \mathrm{~S} 7$ ）and is able to control them simultaneously．Therefore，up to 8 STPEND instructions can be obtained．

【Example】


【Description】 When ON，the 8 step processes will be active simultaneously．

### 8.4 Notes for Writing a Step Ladder Diagram

## 【Notes】

- In actual applications, the ladder diagram can be used together with the step ladder.
- There are 8 steps, $\mathrm{S} 0 \sim \mathrm{~S} 7$, that can be used as the starting point and are called the "initial steps".

When PLC starts operating, it is necessary to activate the initial step. The M1924 (the first scan ON signal) provided by the system may be used to activate the initial step.

Except the initial step, the start of any other steps must be driven by other step.

- It is necessary to have an initial step and the final STPEND instruction in a step ladder diagram to complete a step process program.
- There are 980 steps, S20~S999, available that can be used freely. However, used numbers cannot be repeated. S500~S999 are retentive(The range can be modified by users), can be used if it is required to continue the machine process after power is off

Basically a step must consists of three parts which are control output, transition conditions and transition targets.

- MC and SKP instructions cannot be used in a step program and the sub-programs. It's recommended that JMP instruction should be avoided as much as possible.
- If the output point is required to stay ON after the step is divergent to other step, it is necessary to use the SET instruction to control the output point and use RST instruction to clear the output point to OFF.
- Looking down from an initial step, the maximum number of horizontal paths is 16 . However, a step is only allowed to have up to 8 branch paths.
- When M1918=0 ( default ), if a PULSE type function instruction is used in master control loop (FUN 0) or a step program, it is necessary to connect a TU instruction before the function instruction. For example,


When M1918=1, the TU instruction is not required, e.g.:


## Example 1



Description 1. Input the condition to initial step SO
2. Input the SO and the divergent conditions of S20, S0 and S21
3. Input the S20
4. Input the S21
5. Input the convergence of S20 and S21
6. Input the S22

## Example 2



## Description <br> 1. Input the condition to initial step SO

2. Input the SO and the divergent condition of S20 and S22
3. Input the S20
4. Input the S21
5. Input the S22
6. Input the convergence of S21 and S22
7. Input the S23

## Example 3



Description 1. Input the condition to initial step SO
2. Input the S0 and the divergences of S20 and S24
3. Input the S20
4. Input the S20 and the divergences of S21 and S22
5. Input the S21
6. Input the S22
7. Input the convergences of S21 and S22
8. Input the S23
9. Input the S24
10. Input the convergences of S23 and S24

### 8.5 Application Examples

Example 1 Grasp an object from tank A and put it in Tank B



## Example 2 Liquid Stirring Process



- Input Points: Empty limit switch X1

No liquid limit switch X2
Empty limit switch X3
Over-load switch X4
Warning clear button X5
Start button X6
Water washing button X7

- Warning Indicators: Empty dried material Y1

Insufficient liquid Y2
Empty stirring unit Y 3
Motor over-load Y4

- Output Points: Dried material inlet valve Y5

Dried material inlet valve Y6
Liquid inlet valve Y 7
Motor start electromagnetic valve Y8
Clean water inlet valve Y9
Finished product outlet valve Y10

- Weighing Output: CH0 (R3840)
- M1918=0


- Input Points: Pedestrian Push Button X0 Pedestrian Push Button X1
- Output Points: Road Red Light Y0

Road Amber light Y1
Road Green Light Y2
Pedestrian Crossing Red Light Y3
Pedestrian Crossing Green Light Y4

- M1918=0
- Pedestrian Crossing Lights Control Process Diagram

- Pedestrian Crossing Lights Control Program



### 8.6 Syntax Check Error Codes for Step Instruction

The error codes for the usage of step instruction are as follows:

E51 : TO(S0-S7) must begin with ORG instruction.
E52 : TO(S20-S999) can't begin with ORG instruction.
E53 : TO instruction without matched FROM instruction.
E54 : To instruction must comes after TO, AND, OR, ANDLD or ORLD instruction.
E56 : The instructions before FROM must be AND, OR, ANDLD or ORLD
E57 : The instruction after FROM can't be a coil or a function
E58 : Coil or function must before FROM while in STEP network
E59 : More than 8 TO\# at same network.
E60 : More than 8 FROM\# at same network.
E61 : TO(S0-S19) must locate at first row of the network.
E62 : A contact occupies the location for TO instruction.
E72 : Duplicated TO Sxx instruction.
E73 : Duplicated STP sxx instruction.
E74 : Duplicated FROM sxx instruction.
E76 : STP(S0~S19) without a matched STPEND or STPEND without a matched STP(S0~S19).
E78 : TO(S20~S999), STP (S20~S999) or FROM instructions comes before or without STP(S0~S19).
E79 : STP Sxx or FROM Sxx instructions comes before or without TO Sxx.
E80 : FROM Sxx instruction comes before or without STP Sxx.
E81 : The max. level of branches must <=16.
E82 : The max. no. of branches with same level must <=16.
E83 : Not place the step instruction with TO->STP->FROM sequence.
E84 : The definition of STP\# sequence not follow the TO\# sequence.
E85 : Convergence do not match the corresponding divergence.
E86 : Illegal usage of STP or FROM before convergent with TO instruction.
E87 : STP\# or FROM\# comes before corresponding TO\#.
E88 : During this branch, STP\# or FROM\# comes before the corresponding TO\#.
E89 : FROM\# comes before corresponding TO\# or STP\#.
E90 : Invalid To\# usage in the simultaneous branch.
E91 : Flow control function cannot be used in the step ladder region

## Appendix I FBs-PACK Operation Instruction

The main unit of FBs series PLC provides the function to write ladder program and the selected data registers into MEMORY_PACK directly.

FBs-PACK is the product name of MEMORY PACK; the memory capacity is 64K WORD. Setting the DIP switch of the MEMORY_PACK at the unprotect position while writing, and at the protect ON position to avoid accidental writing.

To operate friendly, WinProladder supports the corresponding MEMORY PACK operation interface; but for general usage, the direct register's access method is also introduced for further reference.

### 1.1 Write Program and Register Data to FBs-PACK Through WinProladder

Select Run MEMORY_PACK from Tool : Tool
MEMORY_PACK operations :


- Write program and data to MEMORY_PACK :

Users can write programs and data into the MEMORY_PACK with this function. After clicking Next, the window display below :


Users can assign the range of registers which you want to read form MEMORY_PACK and write into PLC. If you don't want to back-up any data of register, press "Execute" to start. The execution time may different depend on the size of ladder program and register data. During written data into MEMORY_PACK, the system will appear the message "Under programming, please wait...". If the data are successfully stored into MEMORY_PACK, the message "MEMORY_PACK write OK" will appear. If it failed, the message "MEMORY_PACK write error" will appear.
※ It is allowed up to 4 groups of register or system backup for MEMORY_PACK manipulation, click "Add" or "Edit" or "Delete" to accomplish the writing and further retrieve of the selected registers.
※ The item "System Backup" means stored all of data(including the PLCID and station number of PLC) into MEMORY_PACK.

- System backup

There are two kinds of system back for ROM PACK writing as below:

- System backup with PLC ID
- System backup without PLC ID
- While selecting the "System backup with PLC ID" for ROM PACK writing, the PLC main unit will read the PLC ID and ladder program from ROM PACK every power up if the ROM PACK has been installed for working; but all data registers and discrete status will read only once (Selecting "After initial system, read back the data one time") or every time (Selecting "When power on, read back the data every time") depending on the selective item.
It can make the ID (PLC ID and PROGRAM ID) copy for the main unit needing ID protection through this kind of ROM PACK without the intervention of programming tools.

This kind of ROM PACK can't be installed for working to have intellectual ID protection.

- While selecting the "System backup without PLC ID" for ROM PACK writing, the PLC main unit will read the ladder program from ROM PACK every power up if the ROM PACK has been installed for working; but all data registers and discrete status will read only once (Selecting "After initial system, read back the data one time") or every time (Selecting "When power on, read back the data every time") depending on the selective item.
It needs to have correct PLC ID setting for the PLC main unit to enter RUN mode if being installed ROM PACK with program ID protection; it means the PLC ID of the main unit must be same with the program ID of the ROM PACK, then the PLC main unit can work without problem.

This kind of ROM PACK can be installed for working to have intellectual ID protection; it is very suitable for mass production and long term maintenance with intellectual property protection.
※ While changing the PLC ID, the PLC ID will be written into the internal system FLASH ROM once at the next power up; it will keep the ID information even battery low.
※ While executing system initialization, the PLC ID will be erased from the internal system FLASH ROM once at the next power up if it exists.
※ While writing the ROM PACK with system backup, the motion parameter table (Assigned by FUN141) will also be included; it means the motion parameters will remain the settings even the system initialization being executed
※ It can support "Only read one time" function for ROM PACK accessing while writing the ROM PACK and selecting the item "After initial system, read back the data one time" for both data backup or system backup.

## - Data Registers read PLC settings

※ "After initial system, read back the data one time" : the PLC main unit will read the data register and discrete status from the ROM PACK only one time at the first power up, and then the main unit doesn't read the data register and discrete status again from the ROM PACK at the following power up. It I very useful to have default settings for the data registers from the ROM PACK, and after the default initialization, the data register can remain the new setting without loss at the next power up.
※ "When power on, read back the data every time" : the PLC main unit will read the data register and discrete status from the ROM PACK every power up. It is very useful to have the default settings for the data registers from the ROM PACK at every power up, the PLC main unit being equipped with this kind of ROM PACK can work properly even the battery low.

### 1.1.2 Erase MEMORY_PACK

Users can clear programs or data stored in MEMORY_PACK with this function. Click "NEXT", it is showing "Under erase, please wait...". It will show "MEMORY_PACK erase OK" if this erase is successful. It will show "MEMORY_PACK erase erro" if this erase is failed.

### 1.1.3 Disable FLASH Content Loading When Power On:

Users can enter the test run modification mode with this function. Please Next to enter test run modification mode (Disable programs and data overwrite).
※ If the user needs to equip with a new MEMORY_PACK, selecting this item first to avoid the undesired overwrite of ladder program by which storing in the new MEMORY_PACK while power up. This function is used to let the main unit enter into the "Modify and Testing" mode for programming if it equips with the MEMORY_PACK. Please refer to the next page for detailed description.

### 1.1.4 Enable FLASH Content Loading When Power On:

Please Next to complete normal mode setup.
※ Every power up, the ladder program and the selected data registers storing in battery backup RAM of the main unit will be placed by which storing in the MEMORY_PACK (if this MEMORY_PACK was equipped with the main unit and it had ever been written the ladder program), and the PLC will enter into "RUN" mode automatically regardless it's "RUN" or "STOP" mode before.

### 1.2 Write Program and Register Data to FBs-PACK Through Special Register Operation

To meet the application needs of different customers, users can write data into MEMORY_PACK by setting special register. WinProladder users can skip this section because setting actions will be completed at the same time when executing MEMORY_PACK options with WinProladder.

## Operation relevant special register

- R4052 : Dedicated register for MEMORY_PACK operation.

| Register | Content value | Functions |
| :---: | :---: | :---: |
| R4052 | 5530 H (Test run modification mode) | Modify \& Test mode for PLC programming while main unit being equipped with the MEMORY_PACK. <br> There are 2 kinds of memory on main unit to store the ladder program and data registers; one is the battery backup RAM, this is standard equipment and the ladder program and data registers must be executed here; another memory to store the ladder program and data registers is the optional MEMORY_PACK, the ladder program and data registers can't be executed here directly. In Modify \& Test mode, the ladder program and data registers storing in battery backup RAM of main unit will not be overwritten by the MEMORY_PACK's while power up; it means the content of the battery backup RAM will be kept, and the modification if ever will not be lost, this is so called "Modify \& Test mode". <br> After the modification and testing has been finished, writing the ladder program and data registers into the MEMORY_PACK is a better way for long term saving and easy after sale service of maintenance or for mass |


| R4052 |  | copy of same machine's program. <br> During the modification and testing, if the user want to give up the change, it is only to set R4052 to be 0 , and turn off then turn on the power again, the ladder program and data registers storing in battery backup RAM will be overwritten by which storing in the MEMORY_PACK while power up, the main unit will return to the environment before modification. |
| :---: | :---: | :---: |
|  | Other value | Normal operation or Writing mode. <br> If the main unit equips with the optional MEMORY_PACK, and the MEMORY_PACK had ever been written the ladder program before, while every power up, the ladder program storing in battery backup RAM of the main unit will be replaced by which storing in the MEMORY_PACK, and the PLC will enter into "RUN" mode automatically regardless it's "RUN" or "STOP" mode before. |

- R4046 : Dedicated register to retrieve the data registers storing in ROM_PACK.

While writing the ladder program into the MEMORY_PACK along with the selected data registers, the content of the selected data registers (locating at the RAM of the main unit) will be initialized with the values which previously being written into the MEMORY_PACK on each power up; it is very useful for machine turning parameter's long term saving and after sale service of maintenance.
But in many applications, it needs only one time initialization for the selected data registers while the first power up and then the contents of those will be retentive after followings' power up.
User may control the value of R4046 to accomplish above mentioned applications.

| Register | Content value | Functions |
| :--- | :---: | :--- |
| R4046 | 5530 H | The selected data registers of the main unit will not be initialized with the values which <br> previously being written into the MEMORY_PACK while power up. |
|  | Other value | The selected data registers of the main unit will be initialized with the values which <br> previously being written into the MEMORY_PACK while power up. |

※ If it needs only one time initialization for selected data registers while the first power up, fill the register R4046 with the value 5530 H in the ladder program.

- Either PLC in RUN or in STOP mode, the user can give the command to clear MEMORY_PACK or write the ladder program and selected registers into MEMORY_PACK.

| Register | Content value | Functions |  |
| :--- | :---: | :--- | :--- |
|  | 5550 H | giving the command to clear MEMORY_PACK |  |
|  | 5551 H | the status to say " Being cleared" |  |
|  | 5552 H | the status to say "Verify for clearing" |  |
|  | 5553 H | the status to say "Complete the clear command " |  |
|  | 5554 H | the status to say "Failed to clear the MEMORY_PACK" |  |
|  | 5560 H | giving the command to write ladder program and selected registers into <br> MEMORY_PACK |  |


| R 4052 | 5562 H | the status to say "Writing the Ladder Program" |
| :--- | :--- | :--- |
|  | 5563 H | the status to say "Writing the Registers" |
|  | 5566 H | the status to say "Verify the Ladder Program" |
|  | 5567 H | the status to say "Verify the Registers" |
|  | 556 AH | the status to say "Complete the writing" |
|  | 556 BH | the status to say "Failed to write ladder program" |
|  | 556 CH | the status to say "Failed to write registers" |

### 1.3 Assigning the Retrieval of Register Stored FBs-PACK

- The contents of the selected registers can be written into the MEMORY_PACK and those will be read back from the MEMORY_PACK for initialization while every power up. The turning values or fixed preset values can be written into the MEMORY_PACK for this kind of application to keep proper operation even the loss of the battery power.
- The special registers of R4030~R4039 are used to assign which group of registers needed to be written into MEMORY_PACK for above mentioned application, it is necessary to do the assignment first before giving command to write the MEMORY_PACK.

| Register | Content value | Functions |
| :---: | :---: | :---: |
| R4030 | A66AH | It is the identification flag to tell the selected registers needed be written into and read back from the MEMORY_PACK according to the following settings of R4031~R4039 (Retentive registers support this function). |
|  | Other value | There is not any register needed be written into and read back from the MEMORY_PACK. |
| R4031 | 1~4 | Quantity of register groups needed be written into and read back from the MEMORY_PACK (4 in maximum). |
| R4032 | Length 0 | The data length of register group 0 . <br> The length is between $1 \sim 3840$ for register R0 $\sim$ R3839; <br> The length is between $1 \sim 3072$ for register R5000 ~ R8071; <br> The length is between $1 \sim 4096$ for register D0 $\sim$ D4095; <br> The length is between $1 \sim 166$ for register R4000 $\sim$ R4165; <br> While the length is 7FF7H, it means for system backup including the PLC ID and station number of PLC ; <br> It will not work when illegal length or out of range; |
| R4033 | Start 0 | The starting address of register group 0 . <br> The address is between $0 \sim 3839$ for register R0 $\sim$ R3839; <br> The address is between $5000 \sim 8071$ for R5000 ~ R8071; <br> The address is between $10000 \sim 14095$ for D0 ~ D4095; <br> (The address must be added by 10000 for register Dxxxx) <br> The address is between $4000 \sim 4165$ for R4000 ~ R4165; <br> R4033 and R4032 are used in pair. |


| R4034 | Length 1 | The data length of register group 1. <br> The ranges of length same as mentioned above for R4032; |
| :--- | :--- | :--- |
| R4035 | Start 1 | The starting address of of register group 1. <br> The ranges of address same as mentioned above for R4033; <br> R4035 and R4034 are used in pair. |
| R4036 | Length 2 | The data length of register group 2 <br> The ranges of length same as mentioned above for R4032; |
| R4037 | Start 2 | the starting address of of register group 2 <br> The ranges of address same as mentioned above for R4033; <br> R4037 and R4036 are used in pair. |
| Register | Content value | Functions |
| R4038 | Length 3 | The data length of register group 3 <br> The ranges of length same as mentioned above for R4032; |
| R4039 | Start 3 | The starting address of of register group 3 <br> The ranges of address same as mentioned above for R4033; <br> R4039 and R4038 are used in pair. |

### 1.4 Read and Write FBs-PACK by Function Instruction

You also can read and write data or ladder program by Function Instruction( FUN161 , FUN162 ). Please refer to 7-144 ~ 7-147 for the instructions explanation and program example for FUN161 and FUN162.


[^0]:    : Program 1 - Pron ORG XO
    END END - Program 2 ORG X1 END

    - Program 3

